Binutils 2.20 release schedule.

View: New views
20 Messages — Rating Filter:   Alert me  
< Prev | 1 - 2 - 3 | Next >

Binutils 2.20 release schedule.

by Tristan Gingold-2 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hi,

as summer is traditionally the period for binutils major release, it's  
time to speak about 2.20.
The proposed schedule is:

* The 2.20 branch 2.20 is created around September 1st, as well as a  
first snapshot.

* The first release is planned for end September.

Tristan.


Re: Binutils 2.20 release schedule.

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Tristan Gingold wrote:

> Hi,
>
> as summer is traditionally the period for binutils major release, it's
> time to speak about 2.20.
> The proposed schedule is:
>
> * The 2.20 branch 2.20 is created around September 1st, as well as a
> first snapshot.
>
> * The first release is planned for end September.

  I have just this moment spotted a bug in the PE-targeted linker's
auto-import feature; it interacts badly with GCC hot/cold partitioning.  For
auto-import to work, the .text section has to be made writeable in the
executable image, but (presumably due to some limiation of a pattern or
substring match somewhere) this doesn't happen to the .text.unlikely section.
 This has only just been made visible by a very recently added testcase in the
g++ testsuite.

  Should be fairly trivial to fix, by which I mean "take me a couple of hours
to come up with a patch, starting from now".  If you weren't rushing to cut
the branch first thing this morning, I'd like to try and get it checked-in
first just to save me having to apply it twice, but don't change your schedule
on my account; this note is just a headsup to let you know what's going on.

    cheers,
      DaveK

Re: Binutils 2.20 release schedule.

by Tristan Gingold-2 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message


On Sep 1, 2009, at 8:41 AM, Dave Korn wrote:

> Tristan Gingold wrote:
>> Hi,
>>
>> as summer is traditionally the period for binutils major release,  
>> it's
>> time to speak about 2.20.
>> The proposed schedule is:
>>
>> * The 2.20 branch 2.20 is created around September 1st, as well as a
>> first snapshot.
>>
>> * The first release is planned for end September.
>
>  I have just this moment spotted a bug in the PE-targeted linker's
> auto-import feature; it interacts badly with GCC hot/cold  
> partitioning.  For
> auto-import to work, the .text section has to be made writeable in the
> executable image, but (presumably due to some limiation of a pattern  
> or
> substring match somewhere) this doesn't happen to the .text.unlikely  
> section.
> This has only just been made visible by a very recently added  
> testcase in the
> g++ testsuite.
>
>  Should be fairly trivial to fix, by which I mean "take me a couple  
> of hours
> to come up with a patch, starting from now".  If you weren't rushing  
> to cut
> the branch first thing this morning, I'd like to try and get it  
> checked-in
> first just to save me having to apply it twice, but don't change  
> your schedule
> on my account; this note is just a headsup to let you know what's  
> going on.

You can commit.
I think I will slightly delay the branch creation as the current  
activity is high.

Thanks,
Tristan.


Re: Binutils 2.20 release schedule.

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Tristan Gingold wrote:

> You can commit.
> I think I will slightly delay the branch creation as the current
> activity is high.

  It's going to take all day; I uncovered a minor can-o'-worms.  I could do a
paper-over-the cracks fix but the problem wasn't really the linker script at
all, it's that sections with long names don't get the right flags set on them
when they're written out(*).

  If it starts to cause a delay, just go ahead with the branch and I'll patch
it afterward, but I don't think it'll be that much longer for the real fix; I
only mention it because I'm going AFK now for a couple of hours.

    cheers,
      DaveK
--
(*) - To do with the way the section headers are generated first using dead
reckoning to pre-estimate the eventual positions that the long name strings
will end up at in the string table, which is generated in a later pass toward
the end of writing the COFF object.  Alas, it wants to set the section flags
based on the name... and for long section names, that's not available at
scnhdr_swap_out time(**), because the caller has already replaced it with the
string-table index /NNNNNNN, but hasn't actually built the string table.  I'll
need to pass the long name round-the-back in struct internal_scnhdr or some
similar solution.

(**) - Matter of fact, it's not actually available at any time; the output
file is grown to full size and then the individual strings are seeked-to and
written directly in place, and the full table is never actually assembled in
memory(***).  But that's a mere detail.

(***) - This is different on read, of course.

Re: Binutils 2.20 release schedule.

by Tristan Gingold-2 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message


On Sep 1, 2009, at 4:19 PM, Dave Korn wrote:

> Tristan Gingold wrote:
>
>> You can commit.
>> I think I will slightly delay the branch creation as the current
>> activity is high.
>
>  It's going to take all day; I uncovered a minor can-o'-worms.  I  
> could do a
> paper-over-the cracks fix but the problem wasn't really the linker  
> script at
> all, it's that sections with long names don't get the right flags  
> set on them
> when they're written out(*).
>
>  If it starts to cause a delay, just go ahead with the branch and  
> I'll patch
> it afterward, but I don't think it'll be that much longer for the  
> real fix; I
> only mention it because I'm going AFK now for a couple of hours.

No problems, I will wait.
There is no real point in creating the branch early if there are many  
things to put into.

Tristan.


Re: Binutils 2.20 release schedule.

by Mike Frysinger :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

On Tuesday 01 September 2009 03:34:53 Tristan Gingold wrote:
> I think I will slightly delay the branch creation as the current
> activity is high.

especially with the autotool updates going on and looking for fallout ...
branching now would just make you cherry pick a lot
-mike


signature.asc (853 bytes) Download Attachment

Binutils branch 2.20 (soon)

by Tristan Gingold-2 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hi,

I'd like to create the branch for binutils 2.20 soon (ie within the  
next 24 hours).
If you have a patch to commit or still waiting for a approval, please  
speak now.  Thanks!

(I know that Dave plans to commit a patch for PE, and I will submit a  
latest patch for VMS.  I haven't
  yet tracked any other patches)

Tristan.


Re: Binutils branch 2.20 (soon)

by Ralf Wildenhues :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

* Tristan Gingold wrote on Thu, Sep 03, 2009 at 05:03:42PM CEST:
> I'd like to create the branch for binutils 2.20 soon (ie within the
> next 24 hours).
> If you have a patch to commit or still waiting for a approval,
> please speak now.  Thanks!

One pending makefile patch (with Jie).  Will send/apply tonight
(i.e., give me 4 hours, please).

Thanks,
Ralf

Re: Binutils branch 2.20 (soon)

by Jie Zhang-4 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Tristan Gingold wrote:

> Hi,
>
> I'd like to create the branch for binutils 2.20 soon (ie within the next
> 24 hours).
> If you have a patch to commit or still waiting for a approval, please
> speak now.  Thanks!
>
> (I know that Dave plans to commit a patch for PE, and I will submit a
> latest patch for VMS.  I haven't
>  yet tracked any other patches)
>
I have three patches have not been approved:

http://sourceware.org/ml/binutils/2009-09/msg00022.html
http://sourceware.org/ml/binutils/2009-09/msg00023.html
http://sourceware.org/ml/binutils/2009-09/msg00052.html

I have about another ten patches of bfin port to install. I hope I can
get those done in the next 12 hours.


Jie

Re: Binutils branch 2.20 (soon)

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Tristan Gingold wrote:

> (I know that Dave plans to commit a patch for PE,

  Test run will be complete in ~ 1 hour.  It may show up a couple of more
minor tweaks needed to the long section name tests, but I doubt anything more
complex will show up.  Won't be going anywhere until I've got it committed and
will drop you a note when I have.

    cheers,
      DaveK

Re: Binutils branch 2.20 (soon)

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Dave Korn wrote:
> Tristan Gingold wrote:
>
>> (I know that Dave plans to commit a patch for PE,
>
>   Test run will be complete in ~ 1 hour.  It may show up a couple of more
> minor tweaks needed to the long section name tests, but I doubt anything more
> complex will show up.  Won't be going anywhere until I've got it committed and
> will drop you a note when I have.

  All clear, thanks for your co-operation :)

    cheers,
      DaveK


Re: Binutils branch 2.20 (soon)

by Ralf Wildenhues :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hello,

* Jie Zhang wrote on Thu, Sep 03, 2009 at 06:03:03PM CEST:
> I have three patches have not been approved:
>
> http://sourceware.org/ml/binutils/2009-09/msg00022.html
> http://sourceware.org/ml/binutils/2009-09/msg00023.html
> http://sourceware.org/ml/binutils/2009-09/msg00052.html

Looking at the issues again, you were right in the discussion, so
I think you should install them.  I don't have approval privileges,
but Alan told me to just install things under the obvious rule, so
maybe that is enough to cover this.

Thanks,
Ralf

Re: Binutils branch 2.20 (soon)

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Tristan Gingold wrote:
> Hi,
>
> I'd like to create the branch for binutils 2.20 soon (ie within the next
> 24 hours).
> If you have a patch to commit or still waiting for a approval, please
> speak now.  Thanks!

  Argh, one more thing (which I'll get on to straight away): Timo Kreuzer's
assign papers just came through, for his dlltool delay-load import library patch.

http://sourceware.org/ml/binutils/2009-08/threads.html#00269

  I can get it done in the next couple of hours if that's good enough?

    cheers,
      DaveK


itbl-parse.h dependencies in gas (was: Binutils branch 2.20 (soon))

by Ralf Wildenhues :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

* Ralf Wildenhues wrote on Thu, Sep 03, 2009 at 05:07:29PM CEST:
> * Tristan Gingold wrote on Thu, Sep 03, 2009 at 05:03:42PM CEST:
> > I'd like to create the branch for binutils 2.20 soon (ie within the
> > next 24 hours).
> > If you have a patch to commit or still waiting for a approval,
> > please speak now.  Thanks!
>
> One pending makefile patch (with Jie).  Will send/apply tonight
> (i.e., give me 4 hours, please).

I'm applying this patch to fix rebuild rules for the generated header
itbl-parse.h.  With Jie's pending gas/Makefile.am patches, I am not
aware of any further autotools-related regressions in binutils.

Thanks,
Ralf

gas/ChangeLog:
2009-09-03  Ralf Wildenhues  <Ralf.Wildenhues@...>

        * Makefile.am (itbl-lex.o): Depend on itbl-parse.h.
        (itbl-ops.o, itbl-tops.o): Likewise.
        (itbl-parse.h): Use separate rule.
        * Makefile.in: Regenerate.

diff --git a/gas/Makefile.am b/gas/Makefile.am
index 0ae93a6..b785276 100644
--- a/gas/Makefile.am
+++ b/gas/Makefile.am
@@ -628,7 +628,7 @@ endif
 
 # Disable -Werror, if it has been enabled, since old versions of bison/
 # yacc will produce working code which contain compile time warnings.
-itbl-lex.o: itbl-lex.c
+itbl-lex.o: itbl-lex.c itbl-parse.h
 if am__fastdepCC
  $(COMPILE) -MT $@ -MD -MP -MF $(DEPDIR)/$*.Tpo -c -o $@ `test -f itbl-lex.c || echo $(srcdir)/`itbl-lex.c $(NO_WERROR)
  mv -f $(DEPDIR)/$*.Tpo $(DEPDIR)/$*.Po
@@ -654,16 +654,20 @@ endif
  $(COMPILE) -c `test -f itbl-parse.c || echo $(srcdir)/`itbl-parse.c $(NO_WERROR)
 endif
 
-itbl-parse.c itbl-parse.h: $(srcdir)/itbl-parse.y
+itbl-parse.c: $(srcdir)/itbl-parse.y
  $(SHELL) $(YLWRAP) $(srcdir)/itbl-parse.y y.tab.c itbl-parse.c y.tab.h itbl-parse.h -- $(YACCCOMPILE) -d
 
+itbl-parse.h: itbl-parse.c ; @true
+
+itbl-ops.o: itbl-parse.h
+
 # stand-alone itbl assembler & disassembler
 
 EXTRA_PROGRAMS = itbl-test
 itbl_test_SOURCES = itbl-parse.y itbl-lex.l
 itbl_test_LDADD = itbl-tops.o itbl-test.o $(GASLIBS) @LEXLIB@
 
-itbl-tops.o: itbl-ops.c
+itbl-tops.o: itbl-ops.c itbl-parse.h
 if am__fastdepCC
  $(COMPILE) -MT $@ -MD -MP -MF $(DEPDIR)/$*.Tpo -o $@ -c -DSTAND_ALONE $(srcdir)/itbl-ops.c
  mv -f $(DEPDIR)/$*.Tpo $(DEPDIR)/$*.Po

Re: Binutils branch 2.20 (soon)

by Alan Modra :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

On Thu, Sep 03, 2009 at 10:48:56PM +0200, Ralf Wildenhues wrote:

> Hello,
>
> * Jie Zhang wrote on Thu, Sep 03, 2009 at 06:03:03PM CEST:
> > I have three patches have not been approved:
> >
> > http://sourceware.org/ml/binutils/2009-09/msg00022.html
> > http://sourceware.org/ml/binutils/2009-09/msg00023.html
> > http://sourceware.org/ml/binutils/2009-09/msg00052.html
>
> Looking at the issues again, you were right in the discussion, so
> I think you should install them.  I don't have approval privileges,
> but Alan told me to just install things under the obvious rule, so
> maybe that is enough to cover this.

Yes, if you think the patch is OK that's good enough for me.

--
Alan Modra
Australia Development Lab, IBM

[committed] dlltool new option to create delay-import library [was Re: Binutils branch 2.20 (soon)]

by Dave Korn-6 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Dave Korn wrote:

> Tristan Gingold wrote:
>> Hi,
>>
>> I'd like to create the branch for binutils 2.20 soon (ie within the next
>> 24 hours).
>> If you have a patch to commit or still waiting for a approval, please
>> speak now.  Thanks!
>
>   Argh, one more thing (which I'll get on to straight away): Timo Kreuzer's
> assign papers just came through, for his dlltool delay-load import library patch.
>
> http://sourceware.org/ml/binutils/2009-08/threads.html#00269
>
>   I can get it done in the next couple of hours if that's good enough?
  Committed after testing on i686-pc-cygwin with this changelog:

2009-09-04  Timo Kreuzer  <timo.kreuzer@REDACTED_FOR_THE_LIST>

        * dlltool.c (delayimp_name): Add new global variable
        (usage, long_options, main): Add new option "-y" / "--output-delaylib"
        (struct mac): Add fields how_dljtab_size, how_dljtab_roff1,
        how_dljtab_roff2, how_dljtab, trampoline.
        (i386_dljtab): Add binary stub for x86 delay import.
        (i386_trampoline): Add text assembly stub for x86 delay import.
        (mtable): Add delay import data for M386 and MX86 only.
        (make_delay_head): New function.
        (make_one_lib_file): New arg delay creates delay-load import stub.
        (gen_lib_file): New arg delay likewise.
        (HOW_JTAB, HOW_JTAB_SIZE, HOW_JTAB_ROFF): New arg delay likewise.
        (HOW_JTAB_ROFF2, HOW_JTAB_ROFF3): New macros for delay import.
        (make_tail): Convert hard TABS embedded in strings to "\t" escapes.
        * NEWS: Mention new feature.  Also fix whitespace.
        * doc/binutils.texi: Updated dlltool documentation.

  Tristan, I'm definitely all done for the branch now, thanks for your patience.

  Timo, your patch is now part of binutils and will be in the forthcoming 2.20
release!  Thanks very much for contributing it :)

    cheers,
      DaveK



Index: binutils/dlltool.c
===================================================================
RCS file: /cvs/src/src/binutils/dlltool.c,v
retrieving revision 1.92
diff -p -u -r1.92 dlltool.c
--- binutils/dlltool.c 1 Apr 2009 17:20:18 -0000 1.92
+++ binutils/dlltool.c 4 Sep 2009 01:19:45 -0000
@@ -352,6 +352,7 @@ static int no_idata4;
 static int no_idata5;
 static char *exp_name;
 static char *imp_name;
+static char *delayimp_name;
 static char *identify_imp_name;
 static bfd_boolean identify_strict;
 
@@ -499,6 +500,13 @@ static const unsigned char i386_jtab[] =
   0xff, 0x25, 0x00, 0x00, 0x00, 0x00, 0x90, 0x90
 };
 
+static const unsigned char i386_dljtab[] =
+{
+  0xFF, 0x25, 0x00, 0x00, 0x00, 0x00, /* jmp __imp__function             */
+  0xB8, 0x00, 0x00, 0x00, 0x00,       /* mov eax, offset __imp__function */
+  0xE9, 0x00, 0x00, 0x00, 0x00        /* jmp __tailMerge__dllname        */
+};
+
 static const unsigned char arm_jtab[] =
 {
   0x00, 0xc0, 0x9f, 0xe5, /* ldr  ip, [pc] */
@@ -565,6 +573,16 @@ static const unsigned char ppc_jtab[] =
 static bfd_vma ppc_glue_insn = 0x80410004;
 #endif
 
+static const char i386_trampoline[] =  
+  "\tpushl %%ecx\n"
+  "\tpushl %%edx\n"
+  "\tpushl %%eax\n"
+  "\tpushl $__DELAY_IMPORT_DESCRIPTOR_%s\n"
+  "\tcall ___delayLoadHelper2@8\n"
+  "\tpopl %%edx\n"
+  "\tpopl %%ecx\n"
+  "\tjmp *%%eax\n";
+
 struct mac
   {
     const char *type;
@@ -584,6 +602,12 @@ struct mac
     const unsigned char *how_jtab;
     int how_jtab_size; /* Size of the jtab entry.  */
     int how_jtab_roff; /* Offset into it for the ind 32 reloc into idata 5.  */
+    const unsigned char *how_dljtab;
+    int how_dljtab_size; /* Size of the dljtab entry.  */
+    int how_dljtab_roff1; /* Offset for the ind 32 reloc into idata 5.  */
+    int how_dljtab_roff2; /* Offset for the ind 32 reloc into idata 5.  */
+    int how_dljtab_roff3; /* Offset for the ind 32 reloc into idata 5.  */
+    const char *trampoline;
   };
 
 static const struct mac
@@ -595,7 +619,8 @@ mtable[] =
     "ldr\tip,[pc]\n\tldr\tpc,[ip]\n\t.long",
     ".global", ".space", ".align\t2",".align\t4", "-mapcs-32",
     "pe-arm-little", bfd_arch_arm,
-    arm_jtab, sizeof (arm_jtab), 8
+    arm_jtab, sizeof (arm_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -603,7 +628,8 @@ mtable[] =
     "i386", ".byte", ".short", ".long", ".asciz", "#",
     "jmp *", ".global", ".space", ".align\t2",".align\t4", "",
     "pe-i386",bfd_arch_i386,
-    i386_jtab, sizeof (i386_jtab), 2
+    i386_jtab, sizeof (i386_jtab), 2,
+    i386_dljtab, sizeof (i386_dljtab), 2, 7, 12, i386_trampoline
   }
   ,
   {
@@ -611,7 +637,8 @@ mtable[] =
     "ppc", ".byte", ".short", ".long", ".asciz", "#",
     "jmp *", ".global", ".space", ".align\t2",".align\t4", "",
     "pe-powerpcle",bfd_arch_powerpc,
-    ppc_jtab, sizeof (ppc_jtab), 0
+    ppc_jtab, sizeof (ppc_jtab), 0,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -620,7 +647,8 @@ mtable[] =
     "push\t{r6}\n\tldr\tr6, [pc, #8]\n\tldr\tr6, [r6]\n\tmov\tip, r6\n\tpop\t{r6}\n\tbx\tip",
     ".global", ".space", ".align\t2",".align\t4", "-mthumb-interwork",
     "pe-arm-little", bfd_arch_arm,
-    thumb_jtab, sizeof (thumb_jtab), 12
+    thumb_jtab, sizeof (thumb_jtab), 12,
+    0, 0, 0, 0, 0, 0
   }
   ,
 #define MARM_INTERWORK 4
@@ -629,7 +657,8 @@ mtable[] =
     "ldr\tip,[pc]\n\tldr\tip,[ip]\n\tbx\tip\n\t.long",
     ".global", ".space", ".align\t2",".align\t4", "-mthumb-interwork",
     "pe-arm-little", bfd_arch_arm,
-    arm_interwork_jtab, sizeof (arm_interwork_jtab), 12
+    arm_interwork_jtab, sizeof (arm_interwork_jtab), 12,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -638,7 +667,8 @@ mtable[] =
     "lrw r1,[1f]\n\tld.w r1,(r1,0)\n\tjmp r1\n\tnop\n1:.long",
     ".global", ".space", ".align\t2",".align\t4", "",
     "pe-mcore-big", bfd_arch_mcore,
-    mcore_be_jtab, sizeof (mcore_be_jtab), 8
+    mcore_be_jtab, sizeof (mcore_be_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -647,7 +677,8 @@ mtable[] =
     "lrw r1,[1f]\n\tld.w r1,(r1,0)\n\tjmp r1\n\tnop\n1:.long",
     ".global", ".space", ".align\t2",".align\t4", "-EL",
     "pe-mcore-little", bfd_arch_mcore,
-    mcore_le_jtab, sizeof (mcore_le_jtab), 8
+    mcore_le_jtab, sizeof (mcore_le_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -656,7 +687,8 @@ mtable[] =
     "lrw r1,[1f]\n\tld.w r1,(r1,0)\n\tjmp r1\n\tnop\n1:.long",
     ".global", ".space", ".align\t2",".align\t4", "",
     "elf32-mcore-big", bfd_arch_mcore,
-    mcore_be_jtab, sizeof (mcore_be_jtab), 8
+    mcore_be_jtab, sizeof (mcore_be_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -665,7 +697,8 @@ mtable[] =
     "lrw r1,[1f]\n\tld.w r1,(r1,0)\n\tjmp r1\n\tnop\n1:.long",
     ".global", ".space", ".align\t2",".align\t4", "-EL",
     "elf32-mcore-little", bfd_arch_mcore,
-    mcore_le_jtab, sizeof (mcore_le_jtab), 8
+    mcore_le_jtab, sizeof (mcore_le_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -674,7 +707,8 @@ mtable[] =
     "ldr\tip,[pc]\n\tldr\tpc,[ip]\n\t.long",
     ".global", ".space", ".align\t2",".align\t4", "",
     "epoc-pe-arm-little", bfd_arch_arm,
-    arm_jtab, sizeof (arm_jtab), 8
+    arm_jtab, sizeof (arm_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -683,7 +717,8 @@ mtable[] =
     "ldr\tip,[pc]\n\tldr\tpc,[ip]\n\t.long",
     ".global", ".space", ".align\t2",".align\t4", "-mapcs-32",
     "pe-arm-wince-little", bfd_arch_arm,
-    arm_jtab, sizeof (arm_jtab), 8
+    arm_jtab, sizeof (arm_jtab), 8,
+    0, 0, 0, 0, 0, 0
   }
   ,
   {
@@ -691,10 +726,11 @@ mtable[] =
     "i386:x86-64", ".byte", ".short", ".long", ".asciz", "#",
     "jmp *", ".global", ".space", ".align\t2",".align\t4", "",
     "pe-x86-64",bfd_arch_i386,
-    i386_jtab, sizeof (i386_jtab), 2
+    i386_jtab, sizeof (i386_jtab), 2,
+    i386_dljtab, sizeof (i386_dljtab), 2, 7, 12, i386_trampoline
   }
   ,
-  { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
+  { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
 };
 
 typedef struct dlist
@@ -756,10 +792,11 @@ static void gen_exp_file (void);
 static const char *xlate (const char *);
 static char *make_label (const char *, const char *);
 static char *make_imp_label (const char *, const char *);
-static bfd *make_one_lib_file (export_type *, int);
+static bfd *make_one_lib_file (export_type *, int, int);
 static bfd *make_head (void);
 static bfd *make_tail (void);
-static void gen_lib_file (void);
+static bfd *make_delay_head (void);
+static void gen_lib_file (int);
 static void dll_name_list_append (dll_name_list_type *, bfd_byte *);
 static int  dll_name_list_count (dll_name_list_type *);
 static void dll_name_list_print (dll_name_list_type *);
@@ -923,9 +960,14 @@ asm_prefix (int machine, const char *nam
 #define HOW_BFD_READ_TARGET 0  /* Always default.  */
 #define HOW_BFD_WRITE_TARGET mtable[machine].how_bfd_target
 #define HOW_BFD_ARCH mtable[machine].how_bfd_arch
-#define HOW_JTAB mtable[machine].how_jtab
-#define HOW_JTAB_SIZE mtable[machine].how_jtab_size
-#define HOW_JTAB_ROFF mtable[machine].how_jtab_roff
+#define HOW_JTAB (delay ? mtable[machine].how_dljtab \
+ : mtable[machine].how_jtab)
+#define HOW_JTAB_SIZE (delay ? mtable[machine].how_dljtab_size \
+ : mtable[machine].how_jtab_size)
+#define HOW_JTAB_ROFF (delay ? mtable[machine].how_dljtab_roff1 \
+ : mtable[machine].how_jtab_roff)
+#define HOW_JTAB_ROFF2 (delay ? mtable[machine].how_dljtab_roff2 : 0)
+#define HOW_JTAB_ROFF3 (delay ? mtable[machine].how_dljtab_roff3 : 0)
 #define ASM_SWITCHES mtable[machine].how_default_as_switches
 
 static char **oav;
@@ -2296,7 +2338,7 @@ make_imp_label (const char *prefix, cons
 }
 
 static bfd *
-make_one_lib_file (export_type *exp, int i)
+make_one_lib_file (export_type *exp, int i, int delay)
 {
   bfd *      abfd;
   asymbol *  exp_label;
@@ -2462,7 +2504,7 @@ make_one_lib_file (export_type *exp, int
     {
       sinfo *si = secdata + i;
       asection *sec = si->sec;
-      arelent *rel;
+      arelent *rel, *rel2 = 0, *rel3 = 0;
       arelent **rpp;
 
       switch (i)
@@ -2477,13 +2519,26 @@ make_one_lib_file (export_type *exp, int
       /* Add the reloc into idata$5.  */
       rel = xmalloc (sizeof (arelent));
 
-      rpp = xmalloc (sizeof (arelent *) * 2);
+      rpp = xmalloc (sizeof (arelent *) * (delay ? 4 : 2));
       rpp[0] = rel;
       rpp[1] = 0;
 
       rel->address = HOW_JTAB_ROFF;
       rel->addend = 0;
 
+      if (delay)
+        {
+          rel2 = xmalloc (sizeof (arelent));
+          rpp[1] = rel2;
+          rel2->address = HOW_JTAB_ROFF2;
+          rel2->addend = 0;
+          rel3 = xmalloc (sizeof (arelent));
+          rpp[2] = rel3;
+          rel3->address = HOW_JTAB_ROFF3;
+          rel3->addend = 0;
+          rpp[3] = 0;
+        }
+
       if (machine == MPPC)
  {
   rel->howto = bfd_reloc_type_lookup (abfd,
@@ -2501,12 +2556,41 @@ make_one_lib_file (export_type *exp, int
   rel->howto = bfd_reloc_type_lookup (abfd, BFD_RELOC_32);
   rel->sym_ptr_ptr = secdata[IDATA5].sympp;
  }
+
+      if (delay)
+        {
+          rel2->howto = bfd_reloc_type_lookup (abfd, BFD_RELOC_32);
+          rel2->sym_ptr_ptr = rel->sym_ptr_ptr;
+          rel3->howto = bfd_reloc_type_lookup (abfd, BFD_RELOC_32_PCREL);
+          rel3->sym_ptr_ptr = iname_lab_pp;
+        }
+
       sec->orelocation = rpp;
-      sec->reloc_count = 1;
+      sec->reloc_count = delay ? 3 : 1;
     }
   break;
- case IDATA4:
+
  case IDATA5:
+  if (delay)
+    {
+      si->data = xmalloc (4);
+      si->size = 4;
+      sec->reloc_count = 1;
+      memset (si->data, 0, si->size);
+      si->data[0] = 6;
+      rel = xmalloc (sizeof (arelent));
+      rpp = xmalloc (sizeof (arelent *) * 2);
+      rpp[0] = rel;
+      rpp[1] = 0;
+      rel->address = 0;
+      rel->addend = 0;
+      rel->howto = bfd_reloc_type_lookup (abfd, BFD_RELOC_32);
+      rel->sym_ptr_ptr = secdata[TEXT].sympp;
+      sec->orelocation = rpp;
+      break;
+    }
+  /* else fall through */
+ case IDATA4:
   /* An idata$4 or idata$5 is one word long, and has an
      rva to idata$6.  */
 
@@ -2584,6 +2668,8 @@ make_one_lib_file (export_type *exp, int
     }
   break;
  case IDATA7:
+  if (delay)
+    break;
   si->size = 4;
   si->data = xmalloc (4);
   memset (si->data, 0, si->size);
@@ -2753,9 +2839,9 @@ make_head (void)
     }
 
   fprintf (f, "%s IMAGE_IMPORT_DESCRIPTOR\n", ASM_C);
-  fprintf (f, "\t.section .idata$2\n");
+  fprintf (f, "\t.section\t.idata$2\n");
 
-  fprintf(f,"\t%s\t%s\n", ASM_GLOBAL,head_label);
+  fprintf (f,"\t%s\t%s\n", ASM_GLOBAL, head_label);
 
   fprintf (f, "%s:\n", head_label);
 
@@ -2810,6 +2896,79 @@ make_head (void)
   return bfd_openr (TMP_HEAD_O, HOW_BFD_READ_TARGET);
 }
 
+bfd *
+make_delay_head (void)
+{
+  FILE *f = fopen (TMP_HEAD_S, FOPEN_WT);
+
+  if (f == NULL)
+    {
+      fatal (_("failed to open temporary head file: %s"), TMP_HEAD_S);
+      return NULL;
+    }
+
+  /* Output the __tailMerge__xxx function */
+  fprintf (f, "%s Import trampoline\n", ASM_C);
+  fprintf (f, "\t.section\t.text\n");
+  fprintf(f,"\t%s\t%s\n", ASM_GLOBAL, head_label);
+  fprintf (f, "%s:\n", head_label);
+  fprintf (f, mtable[machine].trampoline, imp_name_lab);
+
+  /* Output the delay import descriptor */
+  fprintf (f, "\n%s DELAY_IMPORT_DESCRIPTOR\n", ASM_C);
+  fprintf (f, ".section\t.text$2\n");
+  fprintf (f,"%s __DELAY_IMPORT_DESCRIPTOR_%s\n", ASM_GLOBAL,imp_name_lab);
+  fprintf (f, "__DELAY_IMPORT_DESCRIPTOR_%s:\n", imp_name_lab);
+  fprintf (f, "\t%s 1\t%s grAttrs\n", ASM_LONG, ASM_C);
+  fprintf (f, "\t%s__%s_iname%s\t%s rvaDLLName\n",
+   ASM_RVA_BEFORE, imp_name_lab, ASM_RVA_AFTER, ASM_C);
+  fprintf (f, "\t%s__DLL_HANDLE_%s%s\t%s rvaHmod\n",
+   ASM_RVA_BEFORE, imp_name_lab, ASM_RVA_AFTER, ASM_C);
+  fprintf (f, "\t%s__IAT_%s%s\t%s rvaIAT\n",
+   ASM_RVA_BEFORE, imp_name_lab, ASM_RVA_AFTER, ASM_C);
+  fprintf (f, "\t%s__INT_%s%s\t%s rvaINT\n",
+   ASM_RVA_BEFORE, imp_name_lab, ASM_RVA_AFTER, ASM_C);
+  fprintf (f, "\t%s\t0\t%s rvaBoundIAT\n", ASM_LONG, ASM_C);
+  fprintf (f, "\t%s\t0\t%s rvaUnloadIAT\n", ASM_LONG, ASM_C);
+  fprintf (f, "\t%s\t0\t%s dwTimeStamp\n", ASM_LONG, ASM_C);
+
+  /* Output the dll_handle */
+  fprintf (f, "\n.section .data\n");
+  fprintf (f, "__DLL_HANDLE_%s:\n", imp_name_lab);
+  fprintf (f, "\t%s\t0\t%s Handle\n", ASM_LONG, ASM_C);
+  fprintf (f, "\n");
+
+  fprintf (f, "%sStuff for compatibility\n", ASM_C);
+
+  if (!no_idata5)
+    {
+      fprintf (f, "\t.section\t.idata$5\n");
+      /* NULL terminating list.  */
+#ifdef DLLTOOL_MX86_64
+      fprintf (f,"\t%s\t0\n\t%s\t0\n", ASM_LONG, ASM_LONG);
+#else
+      fprintf (f,"\t%s\t0\n", ASM_LONG);
+#endif
+      fprintf (f, "__IAT_%s:\n", imp_name_lab);
+    }
+
+  if (!no_idata4)
+    {
+      fprintf (f, "\t.section\t.idata$4\n");
+      fprintf (f, "\t%s\t0\n", ASM_LONG);
+      fprintf (f, "\t.section\t.idata$4\n");
+      fprintf (f, "__INT_%s:\n", imp_name_lab);
+    }
+
+  fprintf (f, "\t.section\t.idata$2\n");
+
+  fclose (f);
+
+  assemble_file (TMP_HEAD_S, TMP_HEAD_O);
+
+  return bfd_openr (TMP_HEAD_O, HOW_BFD_READ_TARGET);
+}
+
 static bfd *
 make_tail (void)
 {
@@ -2823,7 +2982,7 @@ make_tail (void)
 
   if (!no_idata4)
     {
-      fprintf (f, "\t.section .idata$4\n");
+      fprintf (f, "\t.section\t.idata$4\n");
       if (create_for_pep)
  fprintf (f,"\t%s\t0\n\t%s\t0\n", ASM_LONG, ASM_LONG);
       else
@@ -2832,7 +2991,7 @@ make_tail (void)
 
   if (!no_idata5)
     {
-      fprintf (f, "\t.section .idata$5\n");
+      fprintf (f, "\t.section\t.idata$5\n");
       if (create_for_pep)
  fprintf (f,"\t%s\t0\n\t%s\t0\n", ASM_LONG, ASM_LONG);
       else
@@ -2847,7 +3006,7 @@ make_tail (void)
      comdat, that is) or cause it to be inserted by something else (say
      crt0).  */
 
-  fprintf (f, "\t.section .idata$3\n");
+  fprintf (f, "\t.section\t.idata$3\n");
   fprintf (f, "\t%s\t0\n", ASM_LONG);
   fprintf (f, "\t%s\t0\n", ASM_LONG);
   fprintf (f, "\t%s\t0\n", ASM_LONG);
@@ -2858,9 +3017,9 @@ make_tail (void)
 #ifdef DLLTOOL_PPC
   /* Other PowerPC NT compilers use idata$6 for the dllname, so I
      do too. Original, huh?  */
-  fprintf (f, "\t.section .idata$6\n");
+  fprintf (f, "\t.section\t.idata$6\n");
 #else
-  fprintf (f, "\t.section .idata$7\n");
+  fprintf (f, "\t.section\t.idata$7\n");
 #endif
 
   fprintf (f, "\t%s\t__%s_iname\n", ASM_GLOBAL, imp_name_lab);
@@ -2875,7 +3034,7 @@ make_tail (void)
 }
 
 static void
-gen_lib_file (void)
+gen_lib_file (int delay)
 {
   int i;
   export_type *exp;
@@ -2900,7 +3059,14 @@ gen_lib_file (void)
   outarch->is_thin_archive = 0;
 
   /* Work out a reasonable size of things to put onto one line.  */
-  ar_head = make_head ();
+  if (delay)
+    {
+      ar_head = make_delay_head ();
+    }
+  else
+    {
+      ar_head = make_head ();
+    }
   ar_tail = make_tail();
 
   if (ar_head == NULL || ar_tail == NULL)
@@ -2912,7 +3078,7 @@ gen_lib_file (void)
       /* Don't add PRIVATE entries to import lib.  */
       if (exp->private)
  continue;
-      n = make_one_lib_file (exp, i);
+      n = make_one_lib_file (exp, i, delay);
       n->archive_next = head;
       head = n;
       if (ext_prefix_alias)
@@ -2931,7 +3097,7 @@ gen_lib_file (void)
   alias_exp.hint = exp->hint;
   alias_exp.forward = exp->forward;
   alias_exp.next = exp->next;
-  n = make_one_lib_file (&alias_exp, i + PREFIX_ALIAS_BASE);
+  n = make_one_lib_file (&alias_exp, i + PREFIX_ALIAS_BASE, delay);
   n->archive_next = head;
   head = n;
  }
@@ -3628,6 +3794,7 @@ usage (FILE *file, int status)
   fprintf (file, _("        possible <machine>: arm[_interwork], i386, mcore[-elf]{-le|-be}, ppc, thumb\n"));
   fprintf (file, _("   -e --output-exp <outname> Generate an export file.\n"));
   fprintf (file, _("   -l --output-lib <outname> Generate an interface library.\n"));
+  fprintf (file, _("   -y --output-delaylib <outname> Create a delay-import library.\n"));
   fprintf (file, _("   -a --add-indirect         Add dll indirects to export file.\n"));
   fprintf (file, _("   -D --dllname <name>       Name of input dll to put into interface lib.\n"));
   fprintf (file, _("   -d --input-def <deffile>  Name of .def file to be read in.\n"));
@@ -3710,6 +3877,7 @@ static const struct option long_options[
   {"mcore-elf", required_argument, NULL, 'M'},
   {"compat-implib", no_argument, NULL, 'C'},
   {"temp-prefix", required_argument, NULL, 't'},
+  {"output-delaylib", required_argument, NULL, 'y'},
   {NULL,0,NULL,0}
 };
 
@@ -3739,7 +3907,7 @@ main (int ac, char **av)
 #ifdef DLLTOOL_MCORE_ELF
    "m:e:l:aD:d:z:b:xp:cCuUkAS:f:nI:vVHhM:L:F:",
 #else
-   "m:e:l:aD:d:z:b:xp:cCuUkAS:f:nI:vVHh",
+   "m:e:l:y:aD:d:z:b:xp:cCuUkAS:f:nI:vVHh",
 #endif
    long_options, 0))
  != EOF)
@@ -3860,6 +4028,9 @@ main (int ac, char **av)
  case 'C':
   create_compat_implib = 1;
   break;
+ case 'y':
+  delayimp_name = optarg;
+  break;
  default:
   usage (stderr, 1);
   break;
@@ -3934,7 +4105,32 @@ main (int ac, char **av)
     *p = '_';
  }
       head_label = make_label("_head_", imp_name_lab);
-      gen_lib_file ();
+      gen_lib_file (0);
+    }
+
+  if (delayimp_name)
+    {
+      /* Make delayimp_name safe for use as a label.  */
+      char *p;
+
+      if (mtable[machine].how_dljtab == 0)
+        {
+          inform (_("Warning, machine type (%d) not supported for "
+ "delayimport."), machine);
+        }
+      else
+        {
+          killat = 1;
+          imp_name = delayimp_name;
+          imp_name_lab = xstrdup (imp_name);
+          for (p = imp_name_lab; *p; p++)
+            {
+              if (!ISALNUM (*p))
+                *p = '_';
+            }
+          head_label = make_label("__tailMerge_", imp_name_lab);
+          gen_lib_file (1);
+        }
     }
 
   if (output_def)
Index: binutils/NEWS
===================================================================
RCS file: /cvs/src/src/binutils/NEWS,v
retrieving revision 1.85
diff -p -u -r1.85 NEWS
--- binutils/NEWS 20 Jul 2009 13:40:48 -0000 1.85
+++ binutils/NEWS 4 Sep 2009 01:19:45 -0000
@@ -1,7 +1,13 @@
 -*- text -*-
+* Add support for delay importing to dlltool.  Use the --output-delaylib <file>
+  switch to create a delay-import library.  The resulting app will load the dll
+  as soon as the first function is called.  It will link to __delayLoadHelper2()
+  from the static delayimp library, which will import LoadLibraryA and
+  GetProcAddress from kernel32.
+
 * Add a new command line option, --insn-width=WIDTH, to objdump to specify
-number of bytes to be displayed on a single line when disassembling
-instructions.
+  number of bytes to be displayed on a single line when disassembling
+  instructions.
 
 * Readelf can now display the relocated contents of a section as a sequence
   of bytes via the --relocated-dump=<name|number> command line option.
Index: binutils/doc/binutils.texi
===================================================================
RCS file: /cvs/src/src/binutils/doc/binutils.texi,v
retrieving revision 1.152
diff -p -u -r1.152 binutils.texi
--- binutils/doc/binutils.texi 27 Aug 2009 14:58:08 -0000 1.152
+++ binutils/doc/binutils.texi 4 Sep 2009 01:19:46 -0000
@@ -3497,6 +3497,7 @@ dlltool [@option{-d}|@option{--input-def
         [@option{-e}|@option{--output-exp} @var{exports-file-name}]
         [@option{-z}|@option{--output-def} @var{def-file-name}]
         [@option{-l}|@option{--output-lib} @var{library-file-name}]
+        [@option{-y}|@option{--output-delaylib} @var{library-file-name}]
         [@option{--export-all-symbols}] [@option{--no-export-all-symbols}]
         [@option{--exclude-symbols} @var{list}]
         [@option{--no-default-excludes}]
@@ -3563,6 +3564,13 @@ will link with in order to access the fu
 library').  This file can be created by giving the @option{-l} option to
 dlltool when it is creating or reading in a @file{.def} file.
 
+If the @option{-y} option is specified, dlltool generates a delay-import
+library that can be used instead of the normal import library to allow
+a program to link to the dll only as soon as an imported function is
+called for the first time. The resulting executable will need to be
+linked to the static delayimp library containing __delayLoadHelper2(),
+which in turn will import LoadLibraryA and GetProcAddress from kernel32.
+
 @command{dlltool} builds the library file by hand, but it builds the
 exports file by creating temporary files containing assembler statements
 and then assembling these.  The @option{-S} command line option can be
@@ -3621,6 +3629,10 @@ Specifies the name of the @file{.def} fi
 @itemx --output-lib @var{filename}
 Specifies the name of the library file to be created by dlltool.
 
+@item -y @var{filename}
+@itemx --output-delaylib @var{filename}
+Specifies the name of the delay-import library file to be created by dlltool.
+
 @item --export-all-symbols
 Treat all global and weak defined symbols found in the input object
 files as symbols to be exported.  There is a small list of symbols which

Re: Binutils branch 2.20 (soon)

by Jie Zhang-4 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hi Ralf & Alan,

Alan Modra wrote:

> On Thu, Sep 03, 2009 at 10:48:56PM +0200, Ralf Wildenhues wrote:
>> Hello,
>>
>> * Jie Zhang wrote on Thu, Sep 03, 2009 at 06:03:03PM CEST:
>>> I have three patches have not been approved:
>>>
>>> http://sourceware.org/ml/binutils/2009-09/msg00022.html
>>> http://sourceware.org/ml/binutils/2009-09/msg00023.html
>>> http://sourceware.org/ml/binutils/2009-09/msg00052.html
>> Looking at the issues again, you were right in the discussion, so
>> I think you should install them.  I don't have approval privileges,
>> but Alan told me to just install things under the obvious rule, so
>> maybe that is enough to cover this.
>
> Yes, if you think the patch is OK that's good enough for me.
>
Thanks. I have installed those three patches in one commit.


Jie


Re: Binutils branch 2.20 (soon)

by Jie Zhang-4 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hi Tristan,

Jie Zhang wrote:

> Tristan Gingold wrote:
>> Hi,
>>
>> I'd like to create the branch for binutils 2.20 soon (ie within the
>> next 24 hours).
>> If you have a patch to commit or still waiting for a approval, please
>> speak now.  Thanks!
>>
>> (I know that Dave plans to commit a patch for PE, and I will submit a
>> latest patch for VMS.  I haven't
>>  yet tracked any other patches)
>>
> I have three patches have not been approved:
>
> http://sourceware.org/ml/binutils/2009-09/msg00022.html
> http://sourceware.org/ml/binutils/2009-09/msg00023.html
> http://sourceware.org/ml/binutils/2009-09/msg00052.html
>
> I have about another ten patches of bfin port to install. I hope I can
> get those done in the next 12 hours.
>
I have committed all patches we have in our local tree except two patches.

One is to add an option --sep-code to ld. That patch was not approved
when I sent out long time ago. I don't pursue it now temporarily.

The other is a small patch from Bernd. I have asked him to submit it if
he still wants it. I think that patch can be committed after branch.

So I have done. Thanks for your patience!


Jie

Binutils branch 2.20 (done!)

by Tristan Gingold-2 :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

Hi,

I have just created the 2.20 branch and updated the version on HEAD.
I will try to do the first prerelease soon.

Thank you for your cooperation,
Tristan.


Re: Binutils branch 2.20 (done!)

by Alan Modra :: Rate this Message:

Reply to Author | View Threaded | Show Only this Message

On Fri, Sep 04, 2009 at 12:00:55PM +0200, Tristan Gingold wrote:
> I have just created the 2.20 branch and updated the version on HEAD.
> I will try to do the first prerelease soon.

Lots of testsuite failures at the moment.  It would be nice if target
maintainers would give these some attention.

alpha-linux/log0:FAIL: unordered .debug_info references to .debug_ranges
alpha-linux/log0:FAIL: .set with IFUNC
alpha-linuxecoff/log0:FAIL: unordered .debug_info references to .debug_ranges
alpha-unknown-osf4.0/log0:FAIL: ar symbol table
alpha-unknown-osf4.0/log0:FAIL: ar thin archive
alpha-unknown-osf4.0/log0:FAIL: ar thin archive with nested archive
alpha-unknown-osf4.0/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
alpha-unknown-osf4.0/log0:FAIL: copy with setting section flags 3
alpha-unknown-osf4.0/log0:FAIL: strip --strip-unneeded on common symbol
alpha-unknown-osf4.0/log0:FAIL: conditional listings
alpha-unknown-osf4.0/log0:FAIL: APP with macro without NO_APP
alpha-unknown-osf4.0/log0:FAIL: APP with macro then NO_APP
alpha-unknown-osf4.0/log0:FAIL: APP with macro then NO_APP then more code
alpha-unknown-osf4.0/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
arc-elf/log0:FAIL: .equ redefinitions (3)
arc-elf/log0:FAIL: ld-elf/group3b
arc-elf/log0:FAIL: ld-elf/linkonce2
arc-elf/log0:FAIL: ld-elf/noload-3
arc-elf/log0:FAIL: ld-elf/orphan
arc-elf/log0:FAIL: --gc-sections on tls variable
arc-elf/log0:FAIL: ld-elf/64ksec-r
arc-elf/log0:FAIL: ld-elf/64ksec
arm-aout/log0:FAIL: thumb2-cond test1
arm-aout/log0:FAIL: thumb2-cond test2
arm-aout/log0:FAIL: strip --strip-unneeded on common symbol
arm-aout/log0:FAIL: Invalid use of ADR and ADRL
arm-aout/log0:FAIL: 64 Bytes alignment test
arm-aout/log0:FAIL: ARM V7 instructions
arm-aout/log0:FAIL: ARMv6-M
arm-aout/log0:FAIL: Half-precision neon instructions
arm-aout/log0:FAIL: Half-precision instructions (programmer's syntax)
arm-aout/log0:FAIL: Half-precision vfpv3 instructions
arm-aout/log0:FAIL: Conditions in Neon instructions, Thumb mode (illegal in ARM).
arm-aout/log0:FAIL: Conditional Neon instructions
arm-aout/log0:FAIL: Neon floating-point constants
arm-aout/log0:FAIL: Neon instruction coverage
arm-aout/log0:FAIL: Neon element and structure loads and stores
arm-aout/log0:FAIL: Neon optional register operands
arm-aout/log0:FAIL: Neon programmers syntax
arm-aout/log0:FAIL: Branch relaxation with alignment.
arm-aout/log0:FAIL: gas/arm/relax_load_align
arm-aout/log0:FAIL: SP and PC registers special uses test.
arm-aout/log0:FAIL: SWI/SVC instructions
arm-aout/log0:FAIL: Thumb-1 unified
arm-aout/log0:FAIL: gas/arm/thumb2_add
arm-aout/log0:FAIL: gas/arm/thumb2_bcond
arm-aout/log0:FAIL: gas/arm/thumb2_invert
arm-aout/log0:FAIL: Thumb-2 LDM/STM single reg
arm-aout/log0:FAIL: gas/arm/thumb2_mul
arm-aout/log0:FAIL: gas/arm/thumb2_relax
arm-aout/log0:FAIL: VFP/Neon overlapping instructions
arm-aout/log0:FAIL: VFP Neon-style syntax, Thumb mode
arm-aout/log0:FAIL: Thumb-2 VFP Double-precision instructions
arm-aout/log0:FAIL: Thumb-2 VFP Single-precision instructions
arm-aout/log0:FAIL: Thumb-2 VFP Additional instructions
arm-aout/log0:FAIL: VFPv3 extra D registers
arm-aout/log0:FAIL: VFPv3 additional constant and conversion ops
arm-aout/log0:ERROR: tmpdir/def: nm failed
arm-aout/log0:FAIL: ld-scripts/empty-address-1
arm-aout/log0:FAIL: ld-scripts/empty-address-2a
arm-aout/log0:FAIL: ld-scripts/empty-address-2b
arm-aout/log0:FAIL: ld-scripts/empty-address-3a
arm-aout/log0:FAIL: ld-scripts/empty-address-3b
arm-aout/log0:FAIL: ld-scripts/empty-address-3c
arm-aout/log0:ERROR: tmpdir/extern: nm failed
arm-coff/log0:FAIL: Test unclosed IT block validation.
arm-coff/log0:FAIL: gas/arm/attr-syntax
arm-coff/log0:FAIL: --gc-sections -r without -e
arm-epoc-pe/log0:FAIL: --gc-sections -r without -e
arm-epoc-pe/log0:FAIL: PE-COFF Long section names in objects (default)
arm-epoc-pe/log0:FAIL: align1
arm-epoc-pe/log0:FAIL: include-1
arm-linux/log0:FAIL: bl local instructions for v4t.
arm-linux/log0:FAIL: Local BLX instructions
arm-linux/log0:FAIL: .inst pseudo-opcode validations test
arm-linux/log0:FAIL: Cortex-A8 erratum fix, relocate b.w to ARM
arm-linux/log0:FAIL: Cortex-A8 erratum fix, relocate bl.w to ARM
arm-linux/log0:FAIL: Cortex-A8 erratum fix, relocate blx.w to Thumb
arm-linux/log0:FAIL: Cortex-A8 erratum fix, relocate bl.w and far call
arm-linux/log0:FAIL: arm-pic-veneer
arm-linux/log0:FAIL: Preempt Thumb symbol
arm-linux/log0:FAIL: ld-arm/thumb2-bl-undefweak
arm-linux/log0:FAIL: Thumb-2-as-Thumb-1 BL
arm-linux/log0:FAIL: Thumb-2 BL bad
arm-linux/log0:FAIL: Weak symbols in dynamic objects 1 (main test)
arm-netbsdelf/log0:FAIL: bl local instructions for v4t.
arm-netbsdelf/log0:FAIL: Local BLX instructions
arm-netbsdelf/log0:FAIL: .inst pseudo-opcode validations test
arm-netbsdelf/log0:FAIL: ARM Mapping Symbols for .short (ELF version)
arm-netbsdelf/log0:FAIL: elf section2 list
arm-netbsdelf/log0:FAIL: Cortex-A8 erratum fix, relocate b.w to ARM
arm-netbsdelf/log0:FAIL: Cortex-A8 erratum fix, relocate bl.w to ARM
arm-netbsdelf/log0:FAIL: Cortex-A8 erratum fix, relocate blx.w to Thumb
arm-netbsdelf/log0:FAIL: Cortex-A8 erratum fix, relocate bl.w and far call
arm-netbsdelf/log0:FAIL: arm-pic-veneer
arm-netbsdelf/log0:FAIL: Preempt Thumb symbol
arm-netbsdelf/log0:FAIL: ld-arm/thumb2-bl-undefweak
arm-netbsdelf/log0:FAIL: Thumb-2-as-Thumb-1 BL
arm-netbsdelf/log0:FAIL: Thumb-2 BL bad
arm-none-eabi/log0:FAIL: .inst pseudo-opcode validations test
arm-nto/log0:FAIL: bl local instructions for v4t.
arm-nto/log0:FAIL: Local BLX instructions
arm-nto/log0:FAIL: .inst pseudo-opcode validations test
arm-nto/log0:FAIL: ARM Mapping Symbols for .short (ELF version)
arm-symbianelf/log0:FAIL: .inst pseudo-opcode validations test
arm-symbianelf/log0:FAIL: ARM Mapping Symbols for .arm/.thumb
arm-symbianelf/log0:FAIL: ARM Mapping Symbols for .short (ELF version)
arm-symbianelf/log0:FAIL: ld-arm/symbian-seg1
arm-vxworks/log0:FAIL: bl local instructions for v4t.
arm-vxworks/log0:FAIL: Local BLX instructions
arm-vxworks/log0:FAIL: .inst pseudo-opcode validations test
arm-vxworks/log0:FAIL: Wide instruction acceptance in Thumb-2 cores
arm-vxworks/log0:FAIL: TLS
arm-vxworks/log0:FAIL: VxWorks shared library test 1
arm-vxworks/log0:FAIL: VxWorks executable test 1 (dynamic)
arm-vxworks/log0:ERROR:  /src/binutils-current/ld/testsuite/ld-arm/vxworks2.s: assembly failed
arm-vxworks/log0:ERROR:  /src/binutils-current/ld/testsuite/ld-arm/vxworks2.s: assembly failed
arm-vxworks/log0:FAIL: VxWorks executable test 1 (static)
arm-vxworks/log0:FAIL: ld-vxworks/rpath-1
arm-vxworks/log0:FAIL: ld-vxworks/tls-2
arm-wince-pe/log0:FAIL: align1
avr-elf/log0:FAIL: lns-common-1
avr-elf/log0:FAIL: ld-elf/orphan
avr-elf/log0:FAIL: ld-elf/64ksec
avr-elf/log0:FAIL: ld-scripts/empty-orphan
bfin-elf/log0:FAIL: flow2
bfin-elf/log0:FAIL: loop
bfin-elf/log0:FAIL: loop2
bfin-elf/log0:FAIL: loop3
bfin-elf/log0:FAIL: ld-elf/64ksec-r
bfin-elf/log0:FAIL: ld-elf/64ksec
cr16-elf/log0:FAIL: ld-discard/zero-rel
cr16-elf/log0:FAIL: ld-elf/linkonce1
cr16-elf/log0:FAIL: ld-elf/linkonce2
cr16-elf/log0:FAIL: ld-elf/merge
cr16-elf/log0:FAIL: ld-elf/64ksec-r
cr16-elf/log0:FAIL: ld-elf/64ksec
crx-elf/log0:FAIL: ld-elf/64ksec-r
crx-elf/log0:FAIL: ld-elf/64ksec
d10v-elf/log0:FAIL: ld-d10v/reloc-007
d10v-elf/log0:FAIL: ld-d10v/reloc-008
d10v-elf/log0:FAIL: ld-d10v/reloc-012
d10v-elf/log0:FAIL: ld-d10v/reloc-015
d10v-elf/log0:FAIL: ld-d10v/reloc-016
d10v-elf/log0:FAIL: ld-elf/64ksec
d30v-elf/log0:FAIL: unordered .debug_info references to .debug_ranges
d30v-elf/log0:FAIL: objdump -s -j .zdebug_abbrev
d30v-elf/log0:FAIL: objdump -W
d30v-elf/log0:FAIL: d30v serial2
d30v-elf/log0:FAIL: elf ehopt0
d30v-elf/log0:FAIL: lns-duplicate
d30v-elf/log0:FAIL: lns-common-1
d30v-elf/log0:FAIL: ld-elf/group3b
d30v-elf/log0:FAIL: ld-elf/group8a
d30v-elf/log0:FAIL: ld-elf/group8b
d30v-elf/log0:FAIL: ld-elf/group9a
d30v-elf/log0:FAIL: ld-elf/group9b
d30v-elf/log0:FAIL: ld-elf/linkonce2
d30v-elf/log0:FAIL: ld-elf/noload-3
d30v-elf/log0:FAIL: ld-elf/orphan
d30v-elf/log0:FAIL: --gc-sections on tls variable
d30v-elf/log0:FAIL: ld-elf/64ksec-r
d30v-elf/log0:FAIL: ld-elf/64ksec
dlx-elf/log0:FAIL: lns-common-1
dlx-elf/log0:FAIL: ld-elf/group3b
dlx-elf/log0:FAIL: ld-elf/linkonce2
dlx-elf/log0:FAIL: ld-elf/noload-3
dlx-elf/log0:FAIL: ld-elf/orphan
dlx-elf/log0:FAIL: ld-elf/stab
dlx-elf/log0:FAIL: --gc-sections on tls variable
dlx-elf/log0:FAIL: ld-elf/64ksec-r
dlx-elf/log0:FAIL: ld-elf/64ksec
fr30-elf/log0:FAIL: ld-elf/orphan
fr30-elf/log0:FAIL: ld-elf/warn2
fr30-elf/log0:FAIL: ld-elf/64ksec-r
fr30-elf/log0:FAIL: ld-elf/64ksec
frv-elf/log0:FAIL: lns-duplicate
frv-elf/log0:FAIL: ld-discard/zero-rel
frv-elf/log0:FAIL: ld-elf/orphan
frv-elf/log0:FAIL: ld-elf/warn2
frv-elf/log0:FAIL: ld-elf/64ksec-r
h8300-rtems/log0:FAIL: difference between forward references
h8300-rtems/log0:FAIL: H8300 Relaxation Test 3 (for COFF)
h8300-rtems/log0:FAIL: H8300 Relaxation Test 4 (for COFF)
h8300-rtems/log0:FAIL: H8300 Relaxation Test 5 (for COFF)
h8300-rtems/log0:FAIL: H8300 Relaxation Test 6
hppa64-linux/log0:FAIL: CFI common 6
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss1.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:ERROR: /src/binutils-current/ld/testsuite/ld-elf/tbss2.s: assembly failed
hppa64-linux/log0:FAIL: ld-elf/eh5
hppa64-linux/log0:FAIL: --set-section-flags test 1 (sections)
hppa64-linux/log0:FAIL: ld-elf/group9a
hppa64-linux/log0:FAIL: ld-elf/multibss1
hppa64-linux/log0:FAIL: ld-elf/nobits-1
hppa64-linux/log0:FAIL: ld-elf/note-1
hppa64-linux/log0:FAIL: ld-elf/note-2
hppa64-linux/log0:FAIL: ld-elf/textaddr2
hppa64-linux/log0:FAIL: ld-elf/warn2
hppa64-linux/log0:FAIL: --gc-sections on tls variable
i370-linux/log0:FAIL: ld-elf/group8a
i370-linux/log0:FAIL: ld-elf/group8b
i370-linux/log0:FAIL: ld-elf/group9a
i370-linux/log0:FAIL: ld-elf/group9b
i370-linux/log0:FAIL: ld-elf/hash
i370-linux/log0:FAIL: ld-elf/textaddr1
i370-linux/log0:FAIL: ld-elf/textaddr2
i370-linux/log0:FAIL: ld-elf/unknown2
i370-linux/log0:FAIL: Weak symbols in dynamic objects 1 (support)
i370-linux/log0:FAIL: Weak symbols in dynamic objects 1 (main test)
i370-linux/log0:FAIL: --gc-sections on tls variable
i370-linux/log0:FAIL: ld link shared library
i370-linux/log0:FAIL: read-only .eh_frame section
i370-linux/log0:FAIL: read-only .gcc_except_table section
i370-linux/log0:FAIL: -shared --entry foo archive
i370-linux/log0:FAIL: -shared --entry foo -u foo archive
i586-aout/log0:FAIL: strip --strip-unneeded on common symbol
i586-coff/log0:FAIL: i386 jump16
i586-coff/log0:FAIL: --gc-sections -r without -e
i860-stardent-elf/log0:FAIL: lns-common-1
i860-stardent-elf/log0:FAIL: ld-elf/group8a
i860-stardent-elf/log0:FAIL: ld-elf/group8b
i860-stardent-elf/log0:FAIL: ld-elf/group9a
i860-stardent-elf/log0:FAIL: ld-elf/group9b
i860-stardent-elf/log0:FAIL: ld-elf/orphan
i860-stardent-elf/log0:FAIL: ld-elf/warn2
i860-stardent-elf/log0:FAIL: --gc-sections on tls variable
i860-stardent-elf/log0:FAIL: ld-elf/64ksec-r
i960-elf/log0:FAIL: unordered .debug_info references to .debug_ranges
i960-elf/log0:FAIL: lns-duplicate
i960-elf/log0:FAIL: --set-section-flags test 1 (sections)
i960-elf/log0:FAIL: ld-elf/group3b
i960-elf/log0:FAIL: ld-elf/group8a
i960-elf/log0:FAIL: ld-elf/group8b
i960-elf/log0:FAIL: ld-elf/group9a
i960-elf/log0:FAIL: ld-elf/group9b
i960-elf/log0:FAIL: ld-elf/linkonce2
i960-elf/log0:FAIL: ld-elf/noload-3
i960-elf/log0:FAIL: ld-elf/orphan
i960-elf/log0:FAIL: --gc-sections on tls variable
i960-elf/log0:FAIL: assignment of ELF sections to segments (adjacent pages)
i960-elf/log0:FAIL: ld-elf/64ksec-r
i960-elf/log0:FAIL: ld-elf/64ksec
ip2k-elf/log0:FAIL: --set-section-flags test 1 (sections)
iq2000-elf/log0:FAIL: ld-elf/orphan
iq2000-elf/log0:FAIL: ld-elf/warn2
iq2000-elf/log0:FAIL: ld-elf/64ksec-r
iq2000-elf/log0:FAIL: ld-elf/64ksec
m32c-elf/log0:FAIL: objdump -f
m32c-elf/log0:FAIL: comment.s: comments in listings
m32c-elf/log0:FAIL: align
m32c-elf/log0:FAIL: incbin
m32c-elf/log0:FAIL: semi
m32c-elf/log0:FAIL: ld-elf/merge
m32c-elf/log0:FAIL: ld-elf/merge2
m32c-elf/log0:FAIL: ld-scripts/empty-address-2a
m32c-elf/log0:FAIL: ld-scripts/empty-address-2b
m32c-elf/log0:FAIL: ld-scripts/empty-address-3a
m32c-elf/log0:FAIL: ld-scripts/empty-address-3b
m32c-elf/log0:FAIL: ld-scripts/empty-address-3c
m68hc12-elf/log0:FAIL: puld : Opcode .puld. is not recognized
m68hc12-elf/log0:FAIL: ldab 256,x : Operand out of 8-bit range:.*256
m68hc12-elf/log0:FAIL: ldab 257,y : Operand out of 8-bit range:.*257
m68hc12-elf/log0:FAIL: ldab -1,y : Operand out of 8-bit range:.*-1
m68hc12-elf/log0:FAIL: ldab bar,y bar=300: value of 300 too large for field of 1 byte
m68hc12-elf/log0:FAIL: ldab [d,pc] : Indirect indexed addressing is not valid for 68HC11
m68hc12-elf/log0:FAIL: ldab 1,+x : Pre-increment mode is not valid
m68hc12-elf/log0:FAIL: ldab 1,-x : Pre-increment mode is not valid
m68hc12-elf/log0:FAIL: ldab 1,x+ : Post-increment mode is not valid
m68hc12-elf/log0:FAIL: ldab 1,x- : Post-decrement mode is not valid
m68k-elf/log0:FAIL: ld-elf/eh5
m68k-netbsd/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
m68k-netbsd/log0:FAIL: copy with setting section flags 3
m68k-netbsd/log0:FAIL: strip --strip-unneeded on common symbol
m68k-netbsd/log0:FAIL: weakref tests, strong undefined syms
m68k-netbsd/log0:FAIL: br-isaa.d
m68k-netbsd/log0:FAIL: br-isab.d
m68k-netbsd/log0:FAIL: br-isac.d
mcore-pe/log0:FAIL: --gc-sections -r without -e
mcore-pe/log0:FAIL: PE-COFF Long section names in objects (default)
mcore-pe/log0:FAIL: non-C aligned common
mips64-linux/log0:FAIL: unordered .debug_info references to .debug_ranges
mips64-linux/log0:FAIL: MIPS eret-1 disassembly
mips64-linux/log0:FAIL: MIPS eret-2 disassembly
mips64-linux/log0:FAIL: MIPS eret-3 disassembly
mips64-linux/log0:FAIL: MIPS lifloat
mips64-linux/log0:FAIL: MIPS lifloat-svr4pic
mips64-linux/log0:FAIL: MIPS lifloat-xgot
mips64-linux/log0:FAIL: MIPS ELF reloc 25
mips64-linux/log0:FAIL: MIPS ELF reloc 25 -mno-shared
mips64-linux/log0:FAIL: gas/mips/macro-warn-1
mips64-linux/log0:FAIL: MIPS16 DWARF2 N32
mips64-linux/log0:FAIL: ld-elf/eh5
mips64-linux/log0:FAIL: MIPS ELF got reloc n32
mips64-linux/log0:FAIL: MIPS ELF xgot reloc n32
mips64-linux/log0:FAIL: MIPS ELF got reloc n64
mips64-linux/log0:FAIL: MIPS ELF xgot reloc n64
mips64-linux/log0:FAIL: MIPS relax-jalr n64
mips64-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mips64-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mips64-linux/log0:FAIL: PIC and non-PIC test 1 (static 2)
mips64-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-3a.s: assembly failed
mips64-linux/log0:FAIL: PIC and non-PIC test 3 (executable)
mips64-linux/log0:FAIL: PIC and non-PIC test 3 (error)
mips64-linux/log0:FAIL: PIC and non-PIC test 5 (executable)
mips64-linux/log0:FAIL: MIPS eh-frame 1, n32
mips64-linux/log0:FAIL: MIPS eh-frame 1, n64
mips64-linux/log0:FAIL: MIPS eh-frame 2, n32
mips64-linux/log0:FAIL: MIPS eh-frame 2, n64
mips-ecoff/log0:FAIL: ar symbol table
mips-ecoff/log0:FAIL: ar thin archive
mips-ecoff/log0:FAIL: ar thin archive with nested archive
mips-ecoff/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
mips-ecoff/log0:FAIL: APP with macro without NO_APP
mips-ecoff/log0:FAIL: APP with macro then NO_APP
mips-ecoff/log0:FAIL: APP with macro then NO_APP then more code
mips-ecoff/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
mips-ecoff/log0:FAIL: MIPS eret-1 disassembly
mips-ecoff/log0:FAIL: MIPS eret-2 disassembly
mips-ecoff/log0:FAIL: MIPS eret-3 disassembly
mips-ecoff/log0:FAIL: MIPS lb (mips1)
mips-ecoff/log0:FAIL: MIPS lb (r3000)
mips-ecoff/log0:FAIL: MIPS lb (r3900)
mips-ecoff/log0:FAIL: MIPS lifloat
mips-ecoff/log0:FAIL: MIPS VR4111
mips-ecoff/log0:FAIL: MIPS VR4120
mips-ecoff/log0:FAIL: MIPS VR4130 workarounds
mips-ecoff/log0:FAIL: MIPS VR5400
mips-ecoff/log0:FAIL: MIPS VR5500
mips-ecoff/log0:FAIL: assembly line numbers
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (mips32)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (mips32r2)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (mips64)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (mips64r2)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (octeon)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (sb1)
mips-ecoff/log0:FAIL: MIPS32 odd single-precision float registers (xlr)
mips-ecoff/log0:FAIL: MIPS mips32r2-ill-fp64 (mips64r2)
mips-ecoff/log0:FAIL: MIPS mips32r2-ill-fp64 (octeon)
mips-ecoff/log0:FAIL: MIPS relax
mips-ecoff/log0:FAIL: MIPS1 branch relaxation with swapping
mips-ecoff/log0:FAIL: MIPS2 branch relaxation with swapping
mips-ecoff/log0:FAIL: MIPS2 branch likely relaxation with swapping
mips-ecoff/log0:FAIL: MIPS -mgp32 -mfp32
mips-ecoff/log0:FAIL: MIPS -mgp32 -mfp64
mips-ecoff/log0:FAIL: MIPS -mgp64 -mfp32
mips-ecoff/log0:FAIL: MIPS -mgp64 -mfp64
mips-ecoff/log0:FAIL: MIPS ld-st-la constants (ABI o32)
mips-ecoff/log0:FAIL: MIPS ld-st-la constants (ABI o32, mips3)
mips-ecoff/log0:FAIL: MIPS ld-st-la constants (ABI o32, shared)
mips-ecoff/log0:FAIL: MIPS ld-st-la constants (ABI o32, mips3, shared)
mips-ecoff/log0:FAIL: MIPS ld-st-la bad constants (ABI o32)
mips-ecoff/log0:FAIL: MIPS ld-st-la bad constants (ABI o32, mips3)
mips-ecoff/log0:FAIL: MIPS ld-st-la bad constants (ABI o32, shared)
mips-ecoff/log0:FAIL: MIPS ld-st-la bad constants (ABI o32, mips3, shared)
mips-ecoff/log0:FAIL: MIPS ld-st-la (EABI64)
mips-ecoff/log0:FAIL: gas/mips/macro-warn-1
mips-ecoff/log0:FAIL: gas/mips/macro-warn-2
mips-ecoff/log0:FAIL: MIPS at-1
mips-ecoff/log0:FAIL: ST Microelectronics Loongson-2E tests
mips-ecoff/log0:FAIL: ST Microelectronics Loongson-2F tests
mips-ecoff/log0:FAIL: MIPS octeon instructions (octeon)
mips-ecoff/log0:FAIL: SmartMIPS
mips-ecoff/log0:FAIL: MIPS DSP ASE for MIPS32
mips-ecoff/log0:FAIL: MIPS DSP ASE Rev2 for MIPS32
mips-ecoff/log0:FAIL: MIPS DSP ASE for MIPS64
mips-ecoff/log0:FAIL: MIPS MT ASE for MIPS32
mips-ecoff/log0:FAIL: gas/mips/vxworks1
mips-ecoff/log0:FAIL: gas/mips/vxworks1-xgot
mips-ecoff/log0:FAIL: gas/mips/vxworks1-el
mips-ecoff/log0:FAIL: gas/mips/vxworks1-xgot-el
mips-ecoff/log0:FAIL: noreorder test
mips-ecoff/log0:FAIL: MIPS align maximum
mips-ecoff/log0:FAIL: gas/mips/align2
mips-ecoff/log0:FAIL: gas/mips/align2-el
mips-ecoff/log0:FAIL: MIPS odd float
mips-ecoff/log0:FAIL: gas/mips/mips16-vis-1
mips-ecoff/log0:FAIL: gas/mips/call-nonpic-1
mips-ecoff/log0:FAIL: --gc-sections -r without -e
mips-ecoff/log0:FAIL: ld-scripts/align2a
mips-ecoff/log0:FAIL: ld-scripts/align2b
mips-ecoff/log0:FAIL: include-1
mipsel-linux-gnu/log0:FAIL: unordered .debug_info references to .debug_ranges
mipsel-linux-gnu/log0:FAIL: MIPS eret-2 disassembly
mipsel-linux-gnu/log0:FAIL: MIPS eret-3 disassembly
mipsel-linux-gnu/log0:FAIL: MIPS lifloat
mipsel-linux-gnu/log0:FAIL: MIPS lifloat-svr4pic
mipsel-linux-gnu/log0:FAIL: MIPS lifloat-xgot
mipsel-linux-gnu/log0:FAIL: MIPS ELF reloc 25
mipsel-linux-gnu/log0:FAIL: MIPS ELF reloc 25 -mno-shared
mipsel-linux-gnu/log0:FAIL: gas/mips/macro-warn-1
mipsel-linux-gnu/log0:FAIL: ld-elf/eh5
mipsel-linux-gnu/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mipsel-linux-gnu/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mipsel-linux-gnu/log0:FAIL: PIC and non-PIC test 1 (static 2)
mipsel-linux-gnu/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-3a.s: assembly failed
mipsel-linux-gnu/log0:FAIL: PIC and non-PIC test 3 (executable)
mipsel-linux-gnu/log0:FAIL: PIC and non-PIC test 3 (error)
mipsel-linux-gnu/log0:FAIL: PIC and non-PIC test 5 (executable)
mipsisa32el-linux/log0:FAIL: unordered .debug_info references to .debug_ranges
mipsisa32el-linux/log0:FAIL: MIPS eret-2 disassembly
mipsisa32el-linux/log0:FAIL: MIPS eret-3 disassembly
mipsisa32el-linux/log0:FAIL: MIPS lifloat
mipsisa32el-linux/log0:FAIL: MIPS lifloat-svr4pic
mipsisa32el-linux/log0:FAIL: MIPS lifloat-xgot
mipsisa32el-linux/log0:FAIL: MIPS ELF reloc 25
mipsisa32el-linux/log0:FAIL: MIPS ELF reloc 25 -mno-shared
mipsisa32el-linux/log0:FAIL: gas/mips/macro-warn-1
mipsisa32el-linux/log0:FAIL: ld-elf/eh5
mipsisa32el-linux/log0:FAIL: MIPS16 PIC test 1
mipsisa32el-linux/log0:FAIL: MIPS16 PIC test 2
mipsisa32el-linux/log0:FAIL: MIPS16 PIC test 3
mipsisa32el-linux/log0:FAIL: MIPS rel32 n32
mipsisa32el-linux/log0:FAIL: MIPS rel64 n64
mipsisa32el-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mipsisa32el-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mipsisa32el-linux/log0:FAIL: PIC and non-PIC test 1 (static 2)
mipsisa32el-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-3a.s: assembly failed
mipsisa32el-linux/log0:FAIL: PIC and non-PIC test 3 (executable)
mipsisa32el-linux/log0:FAIL: PIC and non-PIC test 3 (error)
mipsisa32el-linux/log0:FAIL: PIC and non-PIC test 5 (executable)
mipsisa32el-linux/log0:FAIL: MIPS textrel-1
mips-linux/log0:FAIL: unordered .debug_info references to .debug_ranges
mips-linux/log0:FAIL: MIPS eret-2 disassembly
mips-linux/log0:FAIL: MIPS eret-3 disassembly
mips-linux/log0:FAIL: MIPS lifloat
mips-linux/log0:FAIL: MIPS lifloat-svr4pic
mips-linux/log0:FAIL: MIPS lifloat-xgot
mips-linux/log0:FAIL: MIPS ELF reloc 25
mips-linux/log0:FAIL: MIPS ELF reloc 25 -mno-shared
mips-linux/log0:FAIL: gas/mips/macro-warn-1
mips-linux/log0:FAIL: ld-elf/eh5
mips-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mips-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-1a.s: assembly failed
mips-linux/log0:FAIL: PIC and non-PIC test 1 (static 2)
mips-linux/log0:ERROR: -32 -EB -mips2 /src/binutils-current/ld/testsuite/ld-mips-elf/pic-and-nonpic-3a.s: assembly failed
mips-linux/log0:FAIL: PIC and non-PIC test 3 (executable)
mips-linux/log0:FAIL: PIC and non-PIC test 3 (error)
mips-linux/log0:FAIL: PIC and non-PIC test 5 (executable)
mmix/log0:FAIL: ld-mmix/sec-6
mmix/log0:FAIL: ld-mmix/sec-7m
mn10200-elf/log0:FAIL: lns lns-diag-1
mn10200-elf/log0:FAIL: lns-duplicate
mn10200-elf/log0:FAIL: lns-common-1
mn10200-elf/log0:FAIL: ld-elf/group8a
mn10200-elf/log0:FAIL: ld-elf/group8b
mn10200-elf/log0:FAIL: ld-elf/group9a
mn10200-elf/log0:FAIL: ld-elf/group9b
mn10200-elf/log0:FAIL: ld-elf/orphan
mn10200-elf/log0:FAIL: ld-elf/warn2
mn10200-elf/log0:FAIL: --gc-sections on tls variable
mn10200-elf/log0:FAIL: ld-elf/64ksec-r
mn10300-elf/log0:ERROR:  /src/binutils-current/ld/testsuite/ld-mn10300/i112045-1.s: assembly failed
ms1-elf/log0:FAIL: objdump -f
ms1-elf/log0:FAIL: ms1-16-003
ms1-elf/log0:FAIL: matching disassembly
ms1-elf/log0:FAIL: --set-section-flags test 1 (sections)
ms1-elf/log0:FAIL: ld-elf/merge
ms1-elf/log0:FAIL: ld-elf/orphan
ms1-elf/log0:FAIL: ld-elf/warn2
ms1-elf/log0:FAIL: assignment of ELF sections to segments (adjacent pages)
ms1-elf/log0:FAIL: ld-elf/64ksec-r
msp430-elf/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/unique.s: assembly failed
msp430-elf/log0:FAIL: ld-elf/orphan
msp430-elf/log0:FAIL: ld-elf/warn2
msp430-elf/log0:FAIL: ld-elf/64ksec-r
msp430-elf/log0:FAIL: ld-elf/64ksec
ns32k-netbsd/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
ns32k-netbsd/log0:FAIL: copy with setting section flags 3
ns32k-netbsd/log0:FAIL: strip --strip-unneeded on common symbol
ns32k-netbsd/log0:FAIL: macros dot
ns32k-netbsd/log0:FAIL: macros purge
ns32k-netbsd/log0:FAIL: align1
ns32k-netbsd/log0:FAIL: --entry foo archive
ns32k-netbsd/log0:FAIL: --entry foo -u foo archive
or32-elf/log0:FAIL: ld-elf/group3b
or32-elf/log0:FAIL: ld-elf/linkonce2
or32-elf/log0:FAIL: ld-elf/noload-3
or32-elf/log0:FAIL: ld-elf/orphan
or32-elf/log0:FAIL: --gc-sections on tls variable
or32-elf/log0:FAIL: ld-elf/64ksec-r
or32-elf/log0:FAIL: ld-elf/64ksec
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: unresolved simple copy
pdp11-dec-aout/log0:FAIL: objcopy --reverse-bytes
pdp11-dec-aout/log0:FAIL: objcopy -O srec
pdp11-dec-aout/log0:ERROR: objdump can not recognize bintest.o
pdp11-dec-aout/log0:ERROR: objdump can not recognize bintest.o
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/bintest.s: assembly failed
pdp11-dec-aout/log0:FAIL: pcrel values in assignment
pdp11-dec-aout/log0:FAIL: difference between forward references
pdp11-dec-aout/log0:FAIL: conditional listings
pdp11-dec-aout/log0:FAIL: assignment tests
pdp11-dec-aout/log0:FAIL: macro test 2
pdp11-dec-aout/log0:FAIL: macro test 3
pdp11-dec-aout/log0:FAIL: macro irp
pdp11-dec-aout/log0:FAIL: macro rept
pdp11-dec-aout/log0:FAIL: nested irp/irpc/rept
pdp11-dec-aout/log0:FAIL: macro vararg
pdp11-dec-aout/log0:FAIL: pdp11 opcode
pdp11-dec-aout/log0:FAIL: ld-scripts/default-script1
pdp11-dec-aout/log0:FAIL: ld-scripts/default-script2
pdp11-dec-aout/log0:FAIL: ld-scripts/default-script3
pdp11-dec-aout/log0:FAIL: ld-scripts/default-script4
pdp11-dec-aout/log0:FAIL: ld-scripts/empty-address-1
pdp11-dec-aout/log0:FAIL: ld-scripts/empty-address-2a
pdp11-dec-aout/log0:FAIL: ld-scripts/empty-address-2b
pj-elf/log0:FAIL: unordered .debug_info references to .debug_ranges
pj-elf/log0:FAIL: lns-common-1
pj-elf/log0:FAIL: pj
pj-elf/log0:FAIL: ld-elf/group3b
pj-elf/log0:FAIL: ld-elf/group8a
pj-elf/log0:FAIL: ld-elf/group8b
pj-elf/log0:FAIL: ld-elf/group9a
pj-elf/log0:FAIL: ld-elf/group9b
pj-elf/log0:FAIL: ld-elf/linkonce2
pj-elf/log0:FAIL: ld-elf/noload-3
pj-elf/log0:FAIL: ld-elf/orphan
pj-elf/log0:FAIL: --gc-sections on tls variable
pj-elf/log0:FAIL: ld-elf/64ksec-r
pj-elf/log0:FAIL: ld-elf/64ksec
rs6000-aix4.3.3/log0:FAIL: ar deterministic archive
rs6000-aix4.3.3/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
rs6000-aix4.3.3/log0:FAIL: copy with setting section flags 3
rs6000-aix4.3.3/log0:FAIL: strip --strip-unneeded on common symbol
rs6000-aix4.3.3/log0:FAIL: APP with macro without NO_APP
rs6000-aix4.3.3/log0:FAIL: APP with macro then NO_APP
rs6000-aix4.3.3/log0:FAIL: APP with macro then NO_APP then more code
rs6000-aix4.3.3/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
rs6000-aix4.3.3/log0:FAIL: --gc-sections -r without -e
rs6000-aix4.3.3/log0:FAIL: ld-scripts/default-script1
rs6000-aix4.3.3/log0:FAIL: ld-scripts/default-script2
rs6000-aix4.3.3/log0:FAIL: ld-scripts/default-script3
rs6000-aix4.3.3/log0:FAIL: ld-scripts/default-script4
rs6000-aix4.3.3/log0:FAIL: DEFINED (PRMS 5699)
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-1
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-2a
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-2b
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-3a
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-3b
rs6000-aix4.3.3/log0:FAIL: ld-scripts/empty-address-3c
rs6000-aix4.3.3/log0:FAIL: EXTERN
rs6000-aix4.3.3/log0:FAIL: script
rs6000-aix4.3.3/log0:FAIL: MRI script
rs6000-aix4.3.3/log0:FAIL: MEMORY
rs6000-aix4.3.3/log0:FAIL: SIZEOF
rs6000-aix5.1/log0:FAIL: ar deterministic archive
rs6000-aix5.1/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/copytest.s: assembly failed
rs6000-aix5.1/log0:FAIL: copy with setting section flags 3
rs6000-aix5.1/log0:FAIL: strip --strip-unneeded on common symbol
rs6000-aix5.1/log0:FAIL: weakref tests, relocations
rs6000-aix5.1/log0:FAIL: weakref tests, global syms
rs6000-aix5.1/log0:FAIL: weakref tests, strong undefined syms
rs6000-aix5.1/log0:FAIL: weakref tests, weak undefined syms
rs6000-aix5.1/log0:FAIL: APP with macro without NO_APP
rs6000-aix5.1/log0:FAIL: APP with macro then NO_APP
rs6000-aix5.1/log0:FAIL: APP with macro then NO_APP then more code
rs6000-aix5.1/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
rs6000-aix5.1/log0:FAIL: --gc-sections -r without -e
rs6000-aix5.1/log0:FAIL: ld-scripts/default-script1
rs6000-aix5.1/log0:FAIL: ld-scripts/default-script2
rs6000-aix5.1/log0:FAIL: ld-scripts/default-script3
rs6000-aix5.1/log0:FAIL: ld-scripts/default-script4
rs6000-aix5.1/log0:FAIL: DEFINED (PRMS 5699)
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-1
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-2a
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-2b
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-3a
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-3b
rs6000-aix5.1/log0:FAIL: ld-scripts/empty-address-3c
rs6000-aix5.1/log0:FAIL: EXTERN
rs6000-aix5.1/log0:FAIL: script
rs6000-aix5.1/log0:FAIL: MRI script
rs6000-aix5.1/log0:FAIL: MEMORY
rs6000-aix5.1/log0:FAIL: SIZEOF
sh64-elf/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/testranges.s: assembly failed
sh64-elf/log0:FAIL: Minimum SH64 Syntax Support.
sh64-elf/log0:FAIL: ld-sh/weak1
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh64-elf/log0:ERROR: -relax -isa shcompact /src/binutils-current/ld/testsuite/ld-sh/sh64/relax1.s: assembly failed
sh-linux/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/testranges.s: assembly failed
shl-unknown-netbsdelf/log0:ERROR: /src/binutils-current/binutils/testsuite/binutils-all/testranges.s: assembly failed
shl-unknown-netbsdelf/log0:FAIL: check sections 1
shl-unknown-netbsdelf/log0:FAIL: Build eh-group1.o
shl-unknown-netbsdelf/log0:FAIL: Link eh-group.o to eh-group
shl-unknown-netbsdelf/log0:FAIL: ld-elf/eh-frame-hdr
shl-unknown-netbsdelf/log0:FAIL: ld-elf/eh5
shl-unknown-netbsdelf/log0:FAIL: ld-elf/empty
shl-unknown-netbsdelf/log0:FAIL: ld-elf/empty2
shl-unknown-netbsdelf/log0:FAIL: --extract-symbol test 1 (sections)
shl-unknown-netbsdelf/log0:FAIL: --extract-symbol test 1 (symbols)
shl-unknown-netbsdelf/log0:FAIL: --set-section-flags test 1 (sections)
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group2
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group3a
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group3b
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group4
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group5
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group6
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group7
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group8a
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group8b
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group9a
shl-unknown-netbsdelf/log0:FAIL: ld-elf/group9b
shl-unknown-netbsdelf/log0:FAIL: ld-elf/linkonce1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/linkonce2
shl-unknown-netbsdelf/log0:FAIL: ld-elf/linkoncerdiff
shl-unknown-netbsdelf/log0:FAIL: ld-elf/merge
shl-unknown-netbsdelf/log0:FAIL: ld-elf/merge2
shl-unknown-netbsdelf/log0:FAIL: ld-elf/nobits-1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/noload-1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/noload-3
shl-unknown-netbsdelf/log0:FAIL: ld-elf/note-1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/note-2
shl-unknown-netbsdelf/log0:FAIL: ld-elf/orphan
shl-unknown-netbsdelf/log0:FAIL: ld-elf/orphan2
shl-unknown-netbsdelf/log0:FAIL: ld-elf/orphan3
shl-unknown-netbsdelf/log0:FAIL: ld-elf/overlay
shl-unknown-netbsdelf/log0:FAIL: ld-elf/stab
shl-unknown-netbsdelf/log0:FAIL: ld-elf/unknown
shl-unknown-netbsdelf/log0:FAIL: ld-elf/warn1
shl-unknown-netbsdelf/log0:FAIL: ld-elf/warn2
shl-unknown-netbsdelf/log0:FAIL: --gc-sections on tls variable
shl-unknown-netbsdelf/log0:FAIL: ld link shared library
shl-unknown-netbsdelf/log0:FAIL: read-only .eh_frame section
shl-unknown-netbsdelf/log0:FAIL: read-only .gcc_except_table section
shl-unknown-netbsdelf/log0:FAIL: assignment of ELF sections to segments (same page)
shl-unknown-netbsdelf/log0:FAIL: assignment of ELF sections to segments (adjacent pages)
shl-unknown-netbsdelf/log0:FAIL: assignment of ELF sections to segments (disjoint pages)
shl-unknown-netbsdelf/log0:FAIL: ld-elf/64ksec-r
shl-unknown-netbsdelf/log0:FAIL: ld-elf/64ksec
shl-unknown-netbsdelf/log0:FAIL: --sort-common (descending)
shl-unknown-netbsdelf/log0:FAIL: -l: test (preparation)
shl-unknown-netbsdelf/log0:FAIL: -l: test
shl-unknown-netbsdelf/log0:FAIL: align1
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/align2a
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/align2b
shl-unknown-netbsdelf/log0:FAIL: ALIGNOF
shl-unknown-netbsdelf/log0:FAIL: ASSERT
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/data
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/default-script1
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/default-script2
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/default-script3
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/default-script4
shl-unknown-netbsdelf/log0:FAIL: DEFINED (PRMS 5699)
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/defined2
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/defined3
shl-unknown-netbsdelf/log0:FAIL: dynamic sections
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-1
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-2a
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-2b
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-3a
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-3b
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-address-3c
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-aligned
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/empty-orphan
shl-unknown-netbsdelf/log0:FAIL: EXTERN
shl-unknown-netbsdelf/log0:ERROR: tmpdir/extern: nm failed
shl-unknown-netbsdelf/log0:FAIL: include-1
shl-unknown-netbsdelf/log0:FAIL: map addresses
shl-unknown-netbsdelf/log0:FAIL: overlay size
shl-unknown-netbsdelf/log0:FAIL: PHDRS
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/provide-1
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/provide-2
shl-unknown-netbsdelf/log0:FAIL: rgn-at1
shl-unknown-netbsdelf/log0:FAIL: rgn-at2
shl-unknown-netbsdelf/log0:FAIL: rgn-at3
shl-unknown-netbsdelf/log0:FAIL: rgn-at4
shl-unknown-netbsdelf/log0:FAIL: rgn-over1
shl-unknown-netbsdelf/log0:FAIL: rgn-over2
shl-unknown-netbsdelf/log0:FAIL: rgn-over3
shl-unknown-netbsdelf/log0:FAIL: rgn-over4
shl-unknown-netbsdelf/log0:FAIL: rgn-over5
shl-unknown-netbsdelf/log0:FAIL: rgn-over6
shl-unknown-netbsdelf/log0:FAIL: rgn-over7
shl-unknown-netbsdelf/log0:FAIL: rgn-over8
shl-unknown-netbsdelf/log0:FAIL: script
shl-unknown-netbsdelf/log0:FAIL: MRI script
shl-unknown-netbsdelf/log0:FAIL: MEMORY
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/size-1
shl-unknown-netbsdelf/log0:FAIL: ld-scripts/size-2
shl-unknown-netbsdelf/log0:FAIL: SIZEOF
shl-unknown-netbsdelf/log0:FAIL: --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_ALIGNMENT())
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_ALIGNMENT()) --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_ALIGNMENT()) --sort-section name
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_NAME())
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_NAME()) --sort-section name
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_ALIGNMENT(SORT_BY_NAME()) --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: --sort-section name
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_ALIGNMENT())
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_ALIGNMENT()) --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_ALIGNMENT()) --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_NAME())
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_NAME()) --sort-section name
shl-unknown-netbsdelf/log0:FAIL: SORT_BY_NAME(SORT_BY_NAME()) --sort-section alignment
shl-unknown-netbsdelf/log0:FAIL: no SORT_BY_NAME/SORT_BY_ALIGNMENT/SORT
shl-unknown-netbsdelf/log0:FAIL: no SORT_BY_NAME/SORT_BY_ALIGNMENT/SORT
shl-unknown-netbsdelf/log0:FAIL: weak symbols
shl-unknown-netbsdelf/log0:FAIL: Preserve default . = 0
shl-unknown-netbsdelf/log0:FAIL: Preserve explicit . = 0
shl-unknown-netbsdelf/log0:FAIL: SH simple relaxing
shl-unknown-netbsdelf/log0:FAIL: --entry foo archive
shl-unknown-netbsdelf/log0:FAIL: --entry foo -u foo archive
shl-unknown-netbsdelf/log0:FAIL: --entry foo
shl-unknown-netbsdelf/log0:FAIL: --entry foo -u foo
sh-nto/log0:FAIL: SH relaxing to S-records
sh-pe/log0:FAIL: -l: test (preparation)
sh-pe/log0:FAIL: -l: test
sh-pe/log0:FAIL: PE-COFF Long section names in objects (default)
sh-pe/log0:FAIL: PE-COFF Long section names in objects (disabled)
sh-pe/log0:FAIL: PE-COFF Long section names in objects (enabled)
sh-pe/log0:FAIL: non-C aligned common
sh-pe/log0:FAIL: align1
sh-pe/log0:FAIL: ld-scripts/align2a
sh-pe/log0:FAIL: ld-scripts/align2b
sh-pe/log0:FAIL: ALIGNOF
sh-pe/log0:FAIL: ASSERT
sh-pe/log0:FAIL: DEFINED (PRMS 5699)
sh-pe/log0:FAIL: ld-scripts/defined2
sh-pe/log0:FAIL: ld-scripts/defined3
sh-pe/log0:FAIL: ld-scripts/empty-address-1
sh-pe/log0:FAIL: ld-scripts/empty-address-2a
sh-pe/log0:FAIL: ld-scripts/empty-address-2b
sh-pe/log0:FAIL: ld-scripts/empty-address-3a
sh-pe/log0:FAIL: ld-scripts/empty-address-3b
sh-pe/log0:FAIL: ld-scripts/empty-address-3c
sh-pe/log0:FAIL: EXTERN
sh-pe/log0:FAIL: include-1
sh-pe/log0:FAIL: SIZEOF
sh-pe/log0:ERROR: -relax /src/binutils-current/ld/testsuite/ld-sh/sh1.s: assembly failed
sh-pe/log0:FAIL: SH relaxing to S-records
sh-rtems/log0:FAIL: PC-relative loads
sparc-aout/log0:FAIL: strip --strip-unneeded on common symbol
sparc-aout/log0:FAIL: v9branch1
sparc-aout/log0:FAIL: pc2210
sparc-aout/log0:FAIL: sparc pr4587
sparc-coff/log0:FAIL: v9branch1
sparc-coff/log0:FAIL: pc2210
sparc-coff/log0:FAIL: --gc-sections -r without -e
tic30-unknown-aout/log0:FAIL: strip --strip-unneeded on common symbol
tic30-unknown-aout/log0:FAIL: APP with macro without NO_APP
tic30-unknown-aout/log0:FAIL: APP with macro then NO_APP
tic30-unknown-aout/log0:FAIL: APP with macro then NO_APP then more code
tic30-unknown-aout/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
tic30-unknown-aout/log0:FAIL: -l: test
tic30-unknown-aout/log0:FAIL: align1
tic30-unknown-aout/log0:FAIL: ASSERT
tic30-unknown-aout/log0:FAIL: ld-scripts/default-script1
tic30-unknown-aout/log0:FAIL: ld-scripts/default-script2
tic30-unknown-aout/log0:FAIL: ld-scripts/default-script3
tic30-unknown-aout/log0:FAIL: ld-scripts/default-script4
tic30-unknown-aout/log0:FAIL: DEFINED (PRMS 5699)
tic30-unknown-aout/log0:FAIL: ld-scripts/defined2
tic30-unknown-aout/log0:FAIL: ld-scripts/defined3
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-1
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-2a
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-2b
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-3a
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-3b
tic30-unknown-aout/log0:FAIL: ld-scripts/empty-address-3c
tic30-unknown-aout/log0:FAIL: EXTERN
tic30-unknown-aout/log0:FAIL: EXTERN
tic30-unknown-aout/log0:FAIL: map addresses
tic30-unknown-aout/log0:FAIL: script
tic30-unknown-aout/log0:FAIL: MRI script
tic30-unknown-aout/log0:FAIL: MEMORY
tic30-unknown-aout/log0:FAIL: SIZEOF
tic30-unknown-aout/log0:FAIL: --entry foo archive
tic30-unknown-aout/log0:FAIL: --entry foo -u foo archive
tic30-unknown-aout/log0:FAIL: --entry foo
tic30-unknown-aout/log0:FAIL: --entry foo -u foo
tic30-unknown-coff/log0:FAIL: APP with macro without NO_APP
tic30-unknown-coff/log0:FAIL: APP with macro then NO_APP
tic30-unknown-coff/log0:FAIL: APP with macro then NO_APP then more code
tic30-unknown-coff/log0:FAIL: included file with .if 0 wrapped in APP/NO_APP, no final NO_APP, macro in main file
tic30-unknown-coff/log0:FAIL: -l: test (preparation)
tic30-unknown-coff/log0:FAIL: -l: test
tic4x-coff/log0:FAIL: .strings tests
tic4x-coff/log0:FAIL: --gc-sections -r without -e
tic4x-coff/log0:FAIL: ld-scripts/data
tic4x-coff/log0:FAIL: include-1
tic4x-coff/log0:FAIL: ld-scripts/size-1
tic54x-coff/log0:FAIL: c54x cons tests
tic54x-coff/log0:FAIL: c54x cons tests, w/extended addressing
tic54x-coff/log0:FAIL: c54x field directive
tic54x-coff/log0:FAIL: c54x set/equ directive
tic54x-coff/log0:FAIL: c54x subsyms
tic54x-coff/log0:FAIL: --gc-sections -r without -e
tic54x-coff/log0:FAIL: -l: test
tic54x-coff/log0:FAIL: ld-scripts/data
tic54x-coff/log0:FAIL: ld-scripts/default-script1
tic54x-coff/log0:FAIL: ld-scripts/default-script2
tic54x-coff/log0:FAIL: ld-scripts/default-script3
tic54x-coff/log0:FAIL: ld-scripts/default-script4
tic54x-coff/log0:FAIL: ld-scripts/empty-address-1
tic54x-coff/log0:FAIL: ld-scripts/empty-address-2a
tic54x-coff/log0:FAIL: ld-scripts/empty-address-2b
tic54x-coff/log0:FAIL: include-1
tic54x-coff/log0:FAIL: ld-scripts/provide-1
tic54x-coff/log0:FAIL: ld-scripts/provide-2
tic54x-coff/log0:FAIL: ld-scripts/size-1
tx39-elf/log0:FAIL: --localize-hidden test 1
tx39-elf/log0:FAIL: unordered .debug_info references to .debug_ranges
tx39-elf/log0:FAIL: MIPS lifloat
tx39-elf/log0:FAIL: MIPS lifloat-svr4pic
tx39-elf/log0:FAIL: MIPS lifloat-xgot
tx39-elf/log0:FAIL: MIPS ELF reloc 25
tx39-elf/log0:FAIL: MIPS ELF reloc 25 -mno-shared
tx39-elf/log0:FAIL: gas/mips/macro-warn-1
tx39-elf/log0:FAIL: ld-elf/eh5
tx39-elf/log0:FAIL: MIPS eh-frame 3
tx39-elf/log0:FAIL: MIPS eh-frame 4
tx39-elf/log0:FAIL: Global calls from mips16
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-00
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-01
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-02
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-03
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-04
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-05
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-10
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-11
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-12
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-13
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-14
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-15
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-20
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-21
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-22
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-23
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-24
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-25
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-30
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-31
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-32
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-33
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-34
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-35
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-40
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-41
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-42
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-43
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-44
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-45
tx39-elf/log0:FAIL: ld-mips-elf/attr-gnu-4-51
v850-elf/log0:ERROR:  /src/binutils-current/ld/testsuite/ld-elf/tls_gc.s: assembly failed
v850-elf/log0:FAIL: --gc-sections -r without -e
vax-netbsdelf/log0:FAIL: .equ redefinitions (ELF)
vax-netbsdelf/log0:FAIL: lns-common-1
vax-netbsdelf/log0:FAIL: macros dot
vax-netbsdelf/log0:FAIL: macros purge
xscale-coff/log0:FAIL: .equ redefinitions (2)
xscale-coff/log0:FAIL: Test unclosed IT block validation.
xscale-coff/log0:FAIL: gas/arm/attr-syntax
xscale-coff/log0:FAIL: --gc-sections -r without -e
xscale-elf/log0:FAIL: .inst pseudo-opcode validations test
xscale-elf/log0:FAIL: elf section2 list
xstormy16-elf/log0:FAIL: ld-elf/group2
xstormy16-elf/log0:FAIL: ld-elf/group4
xstormy16-elf/log0:FAIL: ld-elf/group5
xstormy16-elf/log0:FAIL: ld-elf/group6
xstormy16-elf/log0:FAIL: ld-elf/orphan2
xstormy16-elf/log0:FAIL: ld-elf/64ksec-r
xstormy16-elf/log0:FAIL: ld-elf/64ksec
xtensa-elf/log0:FAIL: unordered .debug_info references to .debug_ranges
xtensa-elf/log0:FAIL: lns-duplicate
xtensa-elf/log0:FAIL: lns-common-1
xtensa-elf/log0:FAIL: lns-big-delta
xtensa-elf/log0:FAIL: ld-elf/group2
xtensa-elf/log0:FAIL: ld-elf/group4
xtensa-elf/log0:FAIL: ld-elf/group5
xtensa-elf/log0:FAIL: ld-elf/group6
xtensa-elf/log0:FAIL: ld-elf/group7
xtensa-elf/log0:FAIL: ld-elf/group8a
xtensa-elf/log0:FAIL: ld-elf/group8b
xtensa-elf/log0:FAIL: ld-elf/group9a
xtensa-elf/log0:FAIL: ld-elf/group9b
xtensa-elf/log0:FAIL: ld-elf/linkonce1
xtensa-elf/log0:FAIL: ld-elf/linkoncerdiff
xtensa-elf/log0:FAIL: ld-elf/orphan2
xtensa-elf/log0:FAIL: ld-elf/unknown
xtensa-elf/log0:FAIL: ld-elf/64ksec-r
xtensa-elf/log0:FAIL: --gc-sections -r without -e
xtensa-elf/log0:FAIL: -l: test (preparation)
xtensa-elf/log0:FAIL: -l: test

--
Alan Modra
Australia Development Lab, IBM
< Prev | 1 - 2 - 3 | Next >