« Return to Thread: The Using watch dog in mcf52211

RE: RE: DDR ram issue using MCF54450 @240Mhz

by Granville Gregg :: Rate this Message:

Reply to Author | View in Thread

Some parts of this message have been removed. Learn more about Nabble's security policy.

I Just posted this on the Freescale support site as well anyone have any thoughts.

DDR2 Questions for the MCF54450VM240

 

I have separated my schematic to show 4 figures.  My basic problem is that I am unable to run the cache I am only using two chips they are what’s available from Micron today the evaluation board is using MT47H64M8CB-5E:B which are not availably any longer, on our board we are using MT47H64M8CF-3:F. We have written a DDR2 ram test this passes every time we then turn on cache and the system locks up. We are using uboot1.2 that came with the Development kit. Below is what our setting are for the EVB board.

 

Several people have responded to my questions on wildrice e-mail group that they thought the issue was burst mode and that I may have some lines wrong that is why I have included the Figures in the e-mail.

 

As you can see we have tried to recalculate the appropriate values for the registers with no luck.

#ifdef CL_3

#define CFG_SDRAM_CFG1     0x65311610 //rlb was 0x65311610 //IF CL==5 should be 0x67511610

#define CFG_SDRAM_CFG2     0x59670000 //rlb was 0x59670000 //if CL==5 should be 0x5B670000

#define CFG_SDRAM_MODE     0x00010033 //rlb was 0x00010033 //if CL==5 should be 0x00010053

#else //CL_5

#define CFG_SDRAM_CFG1      0x67511610 //rlb was 0x65311610 //IF CL==5 should be 0x67511610

#define CFG_SDRAM_CFG2      0x5B670000 //rlb was 0x59670000 //if CL==5 should be 0x5B670000

#define CFG_SDRAM_MODE   0x00010053 //rlb was 0x00010033 //if CL==5 should be 0x00010053

#endif //CL_3

 

There are 4 modifications to move the cas latency from 3 to 5.

RD_LAT in SDCFG1 changes from 3 to 5

SWT2RWP in SDCFG1 changes from 3 to 5

BWP2RWP in SDCFG2 changes from 9 to B

CL in DDR2 MODE REGISTER (SDMR) changes from 3 to 5

 

Could I get someone to help with getting these setting right for this DDR2 ram?

                                                                FIG 1

FIG 2

                                                                                FIG 3

 

                                                FIG 4

 

 

 

 

 

Gregg GRANVILLE

Hardware Engineering Manager

-------------------------------------

Tel 1 603.622.0212 / Fax 1 603.623.5623

ggranville@... / www.metronics.com

--------------------------------------------------------

METRONICS /// 30 Harvey Road // Bedford, NH 03110-6818 / US

r�]~*��)]�'r��zwZ��-��azX���%u�z:"��v��y�&&������\�W_�������v��y�&&������b�ؠz�f�ל�W_���y���)]�'r��y�޶���



 « Return to Thread: The Using watch dog in mcf52211