« Return to Thread: Re: I2C ip core integration for ALTERA FPGAs

Re: I2C ip core integration for ALTERA FPGAs

by ferrarino :: Rate this Message:

Reply to Author | View in Thread

Hello,
I have created the avalon bus as Guido told in this post.
I tried to compile the project but there is an error: a mismatching between the wb_adr_i of  the sopc (std_logic_vector) and the I2C_master_top (unsigned). So I need this wrapper.......how do I create it?
Please tell me any suggestions!!!!
After created the avalon bus, have I to use the oc_i2c_master.h function to write and read the I2C?

thanks,
Giuseppe

 « Return to Thread: Re: I2C ip core integration for ALTERA FPGAs