ferrarino wrote:
>
> Hello,
> I have created the avalon bus as Guido told in this post.
> I wanted to know if he used the wrapper to convert the address bus from
> unisgned to standard logic vector.....or not?
> If yes, I have no idea of how to do it....any suggestions?
> After created the avalon bus, have I to use the oc_i2c_master.h function
> to write and read the I2C?
>
> thanks,
> Giuseppe
>
I tried to compile the project but without the wrapper there is an error: a
mismatching between the wb_adr_i of the sopc (std_logic_vector) and the
I2C_master_top (unsigned). So I need this wrapper.......how do I create it?
thanks,
Giuseppe
--
View this message in context:
http://www.nabble.com/Re%3A-I2C-ip-core-integration-for-ALTERA-FPGAs-t995020.html#a3088654Sent from the OpenCores - IP Cores forum at Nabble.com.
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
