Hi Tan,
JOP uses now SimpCon for the memory interface and all IO devices.
In an older version I used Wishbone, but the standard Wishbone memory
interface resulted in one more clock cycle latency. I could only
avoid it with a non-standard early ack signal.
So as fact - use SimpCon for JOP, it's a really simple interface.
>
> Hello Friends,
> I am using JOP in my project.The new version using simpcon.I am interfacing
> JOP with Wishbone..But when i checked the whole RTL view of JOP,the data is
> coming out via "sc_mem" block.But tha data from that Block is parallel
> data(txd pin).To interface it with wishbone i need parallel data.I came to a
What do you want to interface with Wishbone? Memory or IO?
If you have a Wishbone IO interface you can also use the sc2wb.vhd als
SimpCon/Wishbone bridge. I'm using it to interface the AC97 controller
(see scio_dspio.vhd for the usage).
> conclusion that simpcon in JOP is nothing but uart,cnt block.so now I
> started to check from where there is a chnace of parallel data inorder to
> absorb that data and connect it to wishbone.
> so please give me some clue or idea how to proceed further.
> waiting for reply
> Cheers
> Tan
hope this helped,
Martin
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
