Hi Tan,
> I deleted all the memory mappping signals from the code "Extension".(Because
> I am IO mapping the JOp to SC2WB.) I saw the RTL view of the changed code
Why??? If you want to run Java programs on JOP you need some
external memory. Without memory you can only program in
microcode, which is a pain.
> and noticed that only three blocks are connected (CORE,EXTENSION and
> SCIO),so now the output from the SCIO block is through UART which is serial
> data(ser_rxd),but to interface that with SC2WB I need parallel data as SC2WB
You have to connect the Wishbone device inside scio_xxx.vhd.
See my last post on the example of the dspio configuration.
> is having a pin "wd_in"(31 downto 0).
> But when I try to connect SC2WB to SIPO(code which I wrote) its shows
> error,saying that it is incompatible..
> And what should I do with the address pin?Where should I connect the pin to?
see above
> There are many pins which remain unconnected..Should I leave them as they
> are or are they internally connected automatically when two blocks(JOP and
> sc2wb )are connected.And where are the io_t,io_b,io_l,io_r connected to?
The io_* pins can be left unconnected, they are for the Cycore
board, or you can cange the scio_xxx.vhd (which is recommended)
to remove them.
Martin
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
