« Return to Thread: Seg fault in x64dll.asm in x64 Release configuration

Re: Seg fault in x64dll.asm in x64 Release configuration

by Andrew Bromba :: Rate this Message:

Reply to Author | View in Thread


Hello again,

changing the line 69 in x64dll.asm from

mov rdi, QWORD PTR [?g_cacheLineSize@CryptoPP@@3IA]

to

mov edi, DWORD PTR [?g_cacheLineSize@CryptoPP@@3IA]

solved the problem for me. Please confirm that what I am doing makes
sense, because I am not used to assembly language:

- g_cacheLineSize is a word32 -> DWORD PTR [...] tells the compiler
about it
- edi is 32Bit access to rdi register -> the high order bits in rdi
are zero-padded which is what I want

Best regards,

Andrew Bromba
--~--~---------~--~----~------------~-------~--~----~
You received this message because you are subscribed to the "Crypto++ Users" Google Group.
To unsubscribe, send an email to cryptopp-users-unsubscribe@....
More information about Crypto++ and this group is available at http://www.cryptopp.com.
-~----------~----~----~----~------~----~------~--~---

 « Return to Thread: Seg fault in x64dll.asm in x64 Release configuration