Hi! I've been using srec2vram tool from from das-labor. Its been developed by
Joerg Bornschein and can be found at
https://roulette.das-labor.org/bzrtrac/browser/fpga/soc-lm32/soc-lm32/tools/srec2vram
It has worked in my openrisc testbench for Icarus Verilog.
If you want to populate the BRAM contents on your bitstream file have a look at Openfire documentation.
Hope it helps.
Kind regards,
José Ignacio Villar.
On Wed, Jun 18, 2008 at 11:47 AM, babaganoosh <
fpga4vhdl@...> wrote:
hi can you please email me this utility.but i have one question.is this
utility is only for or32 or i can also use this with others.actually i want
to initialize my ram.but for 64kb ram data2mem is not working for me and i
cant find any utility that converts hex to coe file so i really need that
utility.
waiting for your response.
Regards
umar
Muhammad Bilal wrote:
>
> Hello all, I have recently developed a minimal configuration OR1K CPU
> and the GNU Toolchain. I wrote a tiny utility in C++ that generates
> the Verilog Code for BRAM initialization in Xilinx ISE. It takes in
> the object file generated by 'or32-elf-objcopy' and outputs the
> verilog file. It works fine for me but it is much less flexible than
> the professional Data2Mem from Xilinx. Has anybody done anything
> related? If anybody needs the source code, I can email.
>
> regards
> Bilal
>
>
>
> _______________________________________________
> http://www.opencores.org/mailman/listinfo/openrisc
>
>
--
View this message in context: http://www.nabble.com/Xilinx-BRAM-initialization-utility-tp5165824p17979175.html
Sent from the OpenCores - RISC mailing list archive at Nabble.com.
_______________________________________________
http://www.opencores.org/mailman/listinfo/openrisc
_______________________________________________
http://www.opencores.org/mailman/listinfo/openrisc