|
View:
New views
5 Messages
—
Rating Filter:
Alert me
|
|
|
Xilinx BRAM initialization utilityHello all, I have recently developed a minimal configuration OR1K CPU
and the GNU Toolchain. I wrote a tiny utility in C++ that generates the Verilog Code for BRAM initialization in Xilinx ISE. It takes in the object file generated by 'or32-elf-objcopy' and outputs the verilog file. It works fine for me but it is much less flexible than the professional Data2Mem from Xilinx. Has anybody done anything related? If anybody needs the source code, I can email. regards Bilal _______________________________________________ http://www.opencores.org/mailman/listinfo/openrisc |
|
|
|
|
|
RE: Xilinx BRAM initialization utilityHello,
Attached I send the utils I use to generate a .coe file for BRAM initialization on Xilinx FPGAs and a example Makefile where you can see how to use them. The bin2hex converts the output of or32-elf-objcopy tool to a hex file, this tool was taken from or1k cvs. The other tool was written by me and takes the hex file and creates the coe file you can directly use in the coregent tool. I hope it helps Regards Javier Castillo javier.castillo@... www.escet.urjc.es/jcastillo > -----Mensaje original----- > De: openrisc-bounces@... [mailto:openrisc-bounces@...] > En nombre de Vincent.Brechtel@... > Enviado el: miércoles, 05 de julio de 2006 20:37 > Para: List about OpenRISC project > Asunto: Re: [openrisc] Xilinx BRAM initialization utility > > > Good day Bilal, > > I would truly appreciate the source code of the BRAM initialization > utility you wrote. > > Thank you, > Vincent > > > > > Muhammad Bilal > <05060020@.... To: > openrisc@... > pk> cc: > Sent by: Subject: [openrisc] > Xilinx BRAM initialization utility > openrisc-bounces@op > encores.org > > > 07/04/2006 05:23 AM > Please respond to > List about OpenRISC > project > > > > > > > Hello all, I have recently developed a minimal configuration OR1K CPU > and the GNU Toolchain. I wrote a tiny utility in C++ that generates > the Verilog Code for BRAM initialization in Xilinx ISE. It takes in > the object file generated by 'or32-elf-objcopy' and outputs the > verilog file. It works fine for me but it is much less flexible than > the professional Data2Mem from Xilinx. Has anybody done anything > related? If anybody needs the source code, I can email. > > regards > Bilal > > > > _______________________________________________ > http://www.opencores.org/mailman/listinfo/openrisc > > > > > > > ********************************************************************** > To help combat SPAM DALSA will no longer return delivery failure > notifications for incorrect or invalid addresses. > > This email and any files transmitted with it are confidential and > intended solely for the use of the individual or entity to whom they > are addressed. If you have received this email in error please notify > the system manager. > > This email message has also been swept for the presence of computer > viruses > ********************************************************************** > _______________________________________________ > http://www.opencores.org/mailman/listinfo/openrisc _______________________________________________ http://www.opencores.org/mailman/listinfo/openrisc |
|
|
Re: Xilinx BRAM initialization utilityhi can you please email me this utility.but i have one question.is this utility is only for or32 or i can also use this with others.actually i want to initialize my ram.but for 64kb ram data2mem is not working for me and i cant find any utility that converts hex to coe file so i really need that utility.
waiting for your response. Regards umar
|
|
|
Re: Xilinx BRAM initialization utilityHi! I've been using srec2vram tool from from das-labor. Its been developed by Joerg Bornschein and can be found at https://roulette.das-labor.org/bzrtrac/browser/fpga/soc-lm32/soc-lm32/tools/srec2vram
It has worked in my openrisc testbench for Icarus Verilog. If you want to populate the BRAM contents on your bitstream file have a look at Openfire documentation. Hope it helps. Kind regards, José Ignacio Villar. On Wed, Jun 18, 2008 at 11:47 AM, babaganoosh <fpga4vhdl@...> wrote:
_______________________________________________ http://www.opencores.org/mailman/listinfo/openrisc |
| Free embeddable forum powered by Nabble | Forum Help |